SLAS142C - OCTOBER 1996 - REVISED MARCH 2000

- 10-Bit CMOS Voltage Output DAC in an 8-Terminal Package
- 5-V Single Supply Operation
- 3-Wire Serial Interface
- High-Impedance Reference Inputs
- Voltage Output Range . . . 2 Times the Reference Input Voltage
- Internal Power-On Reset
- Low Power Consumption . . . 1.75 mW Max
- Update Rate of 1.21 MHz
- Settling Time to 0.5 LSB . . . 12.5 μs Typ
- Monotonic Over Temperature
- Pin Compatible With the Maxim MAX515

description

applications

- Battery-Powered Test Instruments
- Digital Offset and Gain Adjustment
- Battery Operated/Remote Industrial Controls
- Machine and Motion Control Devices
- Cellular Telephones



The TLC5615 is a 10-bit voltage output digital-to-analog converter (DAC) with a buffered reference input (high impedance). The DAC has an output voltage range that is two times the reference voltage, and the DAC is monotonic. The device is simple to use, running from a single supply of 5 V. A power-on-reset function is incorporated to ensure repeatable start-up conditions.

Digital control of the TLC5615 is over a three-wire serial bus that is CMOS compatible and easily interfaced to industry standard microprocessor and microcontroller devices. The device receives a 16-bit data word to produce the analog output. The digital inputs feature Schmitt triggers for high noise immunity. Digital communication protocols include the SPI[™], QSPI[™], and Microwire[™] standards.

The 8-terminal small-outline D package allows digital control of analog functions in space-critical applications. The TLC5615C is characterized for operation from 0° C to 70° C. The TLC5615I is characterized for operation from -40° C to 85° C.

PACKAGE								
TA	SMALL OUTLINE [†] (D)	PLASTIC SMALL OUTLINE (DGK)	PLASTIC DIP (P)					
0°C to 70°C	TLC5615CD	TLC5615CDGK	TLC5615CP					
-40°C to 85°C	TLC5615ID	TLC5615IDGK	TLC5615IP					
-40°C to 85°C	TLC5615ID							

AVAILABLE OPTIONS

[†] Available in tape and reel as the TLC5615CDR and the TLC5615IDR



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SPI and QSPI are trademarks of Motorola, Inc. Microwire is a trademark of National Semiconductor Corporation.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2000, Texas Instruments Incorporated

SLAS142C - OCTOBER 1996 - REVISED MARCH 2000

functional block diagram



Terminal Functions

TERMIN	IAL	1/0	DESCRIPTION	
NAME	NO.	1/0	DESCRIPTION	
DIN	1	Ι	Serial data input	
SCLK	2	Ι	erial clock input	
CS	3	Ι	Chip select, active low	
DOUT	4	0	Serial data output for daisy chaining	
AGND	5		Analog ground	
REFIN	6	Ι	Reference input	
OUT	7	0	DAC analog voltage output	
V _{DD}	8		Positive power supply	

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage (V _{DD} to AGND)	
Digital input voltage range to AGND	
Reference input voltage range to AGND	$-0.3 \text{ V to V}_{\text{DD}} + 0.3 \text{ V}$
Output voltage at OUT from external source	V _{DD} + 0.3 V
Continuous current at any terminal	±20 mA
Operating free-air temperature range, T _A : TLC5615C	0°C to 70°C
TLC5615I	–40°C to 85°C
Storage temperature range, T _{stg}	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



SLAS142C - OCTOBER 1996 - REVISED MARCH 2000

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V _{DD}		4.5	5	5.5	V
High-level digital input voltage, V _{IH}		2.4			V
Low-level digital input voltage, VIL				0.8	V
Reference voltage, V _{ref} to REFIN terminal		2	2.048	V _{DD} -2	V
Load resistance, RL		2			kΩ
On each in a first state of the second state of T	TLC5615C	0		70	°C
Operating free-air temperature, T _A	TLC5615I	-40		85	°C

electrical characteristics over recommended operating free-air temperature range, V_{DD} = 5 V ± 5%, V_{ref} = 2.048 V (unless otherwise noted)

static DAC specifications

	PARAMETER		TEST CON	DITIONS	MIN	TYP	MAX	UNIT
	Resolution				10			bits
	Integral nonlinearity, end point adjuste	ed (INL)	V _{ref} = 2.048 V,	See Note 1			±1	LSB
	Differential nonlinearity (DNL)		V _{ref} = 2.048 V,	See Note 2		±0.1	±0.5	LSB
EZS	Zero-scale error (offset error at zero s	cale)	V _{ref} = 2.048 V,	See Note 3			±3	LSB
	Zero-scale-error temperature coefficient		V _{ref} = 2.048 V,	See Note 4		3		ppm/°C
EG	Gain error		V _{ref} = 2.048 V,	See Note 5			±3	LSB
	Gain-error temperature coefficient		V _{ref} = 2.048 V,	See Note 6		1		ppm/°C
	Dower oursely rejection ratio	Zero scale	Can Natao 7 and	0	80			dD
PSRR	Power-supply rejection ratio	Gain	See Notes 7 and 8		80			dB
Analog full scale output		$R_L = 100 \text{ k}\Omega$		2\	/ _{ref} (1023/1024)		V	

NOTES: 1. The relative accuracy or integral nonlinearity (INL), sometimes referred to as linearity error, is the maximum deviation of the output from the line between zero and full scale excluding the effects of zero code and full-scale errors (see text).

2. The differential nonlinearity (DNL), sometimes referred to as differential error, is the difference between the measured and ideal 1 LSB amplitude change of any two adjacent codes. Monotonic means the output voltage changes in the same direction (or remains constant) as a change in the digital input code.

- 3. Zero-scale error is the deviation from zero-voltage output when the digital input code is zero (see text).
- 4. Zero-scale-error temperature coefficient is given by: E_{ZS} TC = [E_{ZS} (T_{max}) E_{ZS} (T_{min})]/V_{ref} × 10⁶/(T_{max} T_{min}).
- 5. Gain error is the deviation from the ideal output ($V_{ref} 1 LSB$) with an output load of 10 k Ω excluding the effects of the zero-scale error.
- 6. Gain temperature coefficient is given by: $E_G TC = [E_G(T_{max}) E_G (T_{min})]/V_{ref} \times 10^6/(T_{max} T_{min})$. 7. Zero-scale-error rejection ratio (EZS-RR) is measured by varying the V_{DD} from 4.5 V to 5.5 V dc and measuring the proportion of this signal imposed on the zero-code output voltage.
- 8. Gain-error rejection ratio (EG-RR) is measured by varying the VDD from 4.5 V to 5.5 V dc and measuring the proportion of this signal imposed on the full-scale output voltage after subtracting the zero-scale change.

voltage output (OUT)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
VO	Voltage output range	$R_L = 10 \text{ k}\Omega$	0		V _{DD} -0.4	V
	Output load regulation accuracy	$V_{O(OUT)} = 2 V$, $R_L = 2 k\Omega$			0.5	LSB
losc	Output short circuit current	OUT to V _{DD} or AGND		20		mA
VOL(low)	Output voltage, low-level	lO(OUT) ≤ 5 mA			0.25	V
VOH(high)	Output voltage, high-level	I _{O(OUT)} ≤ −5 mA	4.75			V



SLAS142C - OCTOBER 1996 - REVISED MARCH 2000

electrical characteristics over recommended operating free-air temperature range, V_{DD} = 5 V \pm 5%, V_{ref} = 2.048 V (unless otherwise noted) (continued)

reference input (REFIN)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VI	Input voltage		0		V _{DD} -2	V
r _i	Input resistance		10			MΩ
Ci	Input capacitance			5		pF

digital inputs (DIN, SCLK, CS)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIH	High-level digital input voltage		2.4			V
VIL	Low-level digital input voltage				0.8	V
Iн	High-level digital input current	$V_I = V_{DD}$			±1	μA
Ι _{ΙL}	Low-level digital input current	$V_{I} = 0$			±1	μΑ
Ci	Input capacitance			8		pF

digital output (DOUT)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
∨он	Output voltage, high-level	$I_{O} = -2 \text{ mA}$	V _{DD} -1			V
VOL	Output voltage, low-level	I _O = 2 mA			0.4	V

power supply

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
V _{DD}	Supply voltage			4.5	5	5.5	V
	V _{DD} = 5.5 V, No load, All inputs = 0 V or V _{DD}	V _{ref} = 0		150	250	μΑ	
^I DD	Power supply current	V _{DD} = 5.5 V, No load, All inputs = 0 V or V _{DD}	V _{ref} = 2.048 V		230	350	μA

analog output dynamic performance

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	V _{ref} = 1 V _{pp} at 1 kHz + 2.048 Vdc, code = 11 1111 1111, See Note 9	60			dB

NOTE 9: The limiting frequency value at 1 Vpp is determined by the output-amplifier slew rate.



SLAS142C - OCTOBER 1996 - REVISED MARCH 2000

digital input timing requirements (see Figure 1)

	PARAMETER	MIN	NOM	MAX	UNIT
t _{su(DS)}	Setup time, DIN before SCLK high	45			ns
^t h(DH)	Hold time, DIN valid after SCLK high	0			ns
t _{su(CSS)}	Setup time, CS low to SCLK high	1			ns
^t su(CS1)	Setup time, CS high to SCLK high	50			ns
^t h(CSH0)	Hold time, SCLK low to \overline{CS} low	1			ns
^t h(CSH1)	Hold time, SCLK low to CS high	0			ns
^t w(CS)	Pulse duration, minimum chip select pulse width high	20			ns
^t w(CL)	Pulse duration, SCLK low	25			ns
^t w(CH)	Pulse duration, SCLK high	25			ns

output switching characteristic

PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
tpd(DOUT) Propagation delay time, DOUT	C _L = 50 pF			50	ns

operating characteristics over recommended operating free-air temperature range, V_{DD} = 5 V \pm 5%, V_{ref} = 2.048 V (unless otherwise noted)

analog output dynamic performance

PARAMETER		TEST CONDITIONS		TYP	MAX	UNIT
SR	Output slew rate	$\begin{array}{ll} C_L = 100 \mbox{ pF}, & R_L = 10 k\Omega, \\ T_A = 25^\circ C & \end{array}$	0.3	0.5		V/µs
t _s	Output settling time	$ \begin{array}{ll} \mbox{To 0.5 LSB}, & \mbox{C}_{L} = 100 \mbox{ pF}, \\ \mbox{R}_{L} = 10 \mbox{\Omega}, & \mbox{See Note 10} \end{array} $		12.5		μs
	Glitch energy	DIN = All 0s to all 1s		5		nV∙s

NOTE 10: Settling time is the time for the output signal to remain within ±0.5 LSB of the final measured value for a digital input code change of 000 hex to 3FF hex or 3FF hex to 000 hex.

reference input (REFIN)

PARAMETER	TEST CONDITIONS			TYP	MAX	UNIT
Reference feedthrough	REFIN = 1 V _{pp} at 1 kHz + 2.048 Vdc (see Note 11)			-80		dB
Reference input bandwidth (f–3dB)	REFIN = 0.2 V _{pp} + 2.048 Vdc	REFIN = 0.2 V _{pp} + 2.048 Vdc		30		kHz

NOTE 11: Reference feedthrough is measured at the DAC output with an input code = 000 hex and a Vref input = 2.048 Vdc + 1 Vpp at 1 kHz.



SLAS142C - OCTOBER 1996 - REVISED MARCH 2000



NOTES: A. The input clock, applied at the SCLK terminal, should be inhibited low when $\overline{\text{CS}}$ is high to minimize clock feedthrough. B. Data input from preceeding conversion cycle.

B. Data input from preceeding conversion

C. Sixteenth SCLK falling edge

Figure 1. Timing Diagram



SLAS142C - OCTOBER 1996 - REVISED MARCH 2000



TYPICAL CHARACTERISTICS

Figure 3



SLAS142C - OCTOBER 1996 - REVISED MARCH 2000





SLAS142C - OCTOBER 1996 - REVISED MARCH 2000



TYPICAL CHARACTERISTICS





Figure 8. Integral Nonlinearity With Input Code



SLAS142C - OCTOBER 1996 - REVISED MARCH 2000

APPLICATION INFORMATION

general function

The TLC5615 uses a resistor string network buffered with an op amp in a fixed gain of 2 to convert 10-bit digital data to analog voltage levels (see functional block diagram and Figure 9). The output of the TLC5615 is the same polarity as the reference input (see Table 1).

An internal circuit resets the DAC register to all zeros on power up.



Figure 9. TLC5615 Typical Operating Circuit

Table 1. Binary Code	Table (0 V to 2 V _{REFIN}	Output) Gain = 2
----------------------	------------------------------------	------------------

	INPUT [†]		OUTPUT
1111	1111	11(00)	2(V _{REFIN}) <u>1023</u>
	:		:
1000	0000	01(00)	$2(V_{REFIN})\frac{513}{1024}$
1000	0000	00(00)	$2(V_{REFIN})\frac{512}{1024} = V_{REFIN}$
0111	1111	11(00)	2(V _{REFIN}) <u>511</u> 1024
	:		:
0000	0000	01(00)	$2(V_{REFIN})\frac{1}{1024}$
0000	0000	00(00)	0 V

⁺ A 10-bit data word with two bits below the LSB bit (sub-LSB) with 0 values must be written since the DAC input latch is 12 bits wide.



SLAS142C - OCTOBER 1996 - REVISED MARCH 2000

APPLICATION INFORMATION

buffer amplifier

The output buffer has a rail-to-rail output with short circuit protection and can drive a 2-k Ω load with a 100-pF load capacitance. Settling time is 12.5 μ s typical to within 0.5 LSB of final value.

external reference

The reference voltage input is buffered, which makes the DAC input resistance not code dependent. Therefore, the REFIN input resistance is 10 M Ω and the REFIN input capacitance is typically 5 pF independent of input code. The reference voltage determines the DAC full-scale output.

logic interface

The logic inputs function with either TTL or CMOS logic levels. However, using rail-to-rail CMOS logic achieves the lowest power dissipation. The power requirement increases by approximately 2 times when using TTL logic levels.

serial clock and update rate

Figure 1 shows the TLC5615 timing. The maximum serial clock rate is:

$$f(SCLK)max = \frac{1}{t_w(CH) + t_w(CL)}$$

or approximately 14 MHz. The digital update rate is limited by the chip-select period, which is:

$$t_{p(CS)} = 16 \times \left(t_{w(CH)} + t_{w(CL)}\right) + t_{w(CS)}$$

and is equal to 820 ns which is a 1.21 MHz update rate. However, the DAC settling time to 10 bits of 12.5 μ s limits the update rate to 80 kHz for full-scale input step transitions.



SLAS142C - OCTOBER 1996 - REVISED MARCH 2000

APPLICATION INFORMATION

serial interface

When chip select (\overline{CS}) is low, the input data is read into a 16-bit shift register with the input data clocked in most significant bit first. The rising edge of the SLCK input shifts the data into the input register.

The rising edge of \overline{CS} then transfers the data to the DAC register. When \overline{CS} is high, input data cannot be clocked into the input register. All \overline{CS} transitions should occur when the SCLK input is low.

If the daisy chain (cascading) function (see daisy-chaining devices section) is not used, a 12-bit input data sequence with the MSB first can be used as shown in Figure 10:

▲ 12 Bits		
10 Data Bits	x	x
MSB LSB	2 Extra (Sub-LSB) Bits	

x = don't care

Figure 10. 12-Bit Input Data Sequence

or 16 bits of data can be transferred as shown in Figure 11 with the 4 upper dummy bits first.



x = don't care

Figure 11. 16-Bit Input Data Sequence

The data from DOUT requires 16 falling edges of the input clock and, therefore, requires an extra clock width. When daisy chaining multiple TLC5615 devices, the data requires 4 upper dummy bits because the data transfer requires 16 input-clock cycles plus one additional input-clock falling edge to clock out the data at the DOUT terminal (see Figure 1).

The two extra (sub-LSB) bits are always required to provide hardware and software compatibility with 12-bit data converter transfers.

The TLC5615 three-wire interface is compatible with the SPI, QSPI[†], and Microwire serial standards. The hardware connections are shown in Figure 12 and Figure 13.

The SPI and Microwire interfaces transfer data in 8-bit bytes, therefore, two write cycles are required to input data to the DAC. The QSPI interface, which has a variable input data length from 8 to 16 bits, can load the DAC input register in one write cycle.

 † CPOL = 0, CPHA = 0, QSPI protocol designations



SLAS142C - OCTOBER 1996 - REVISED MARCH 2000

APPLICATION INFORMATION

serial interface (continued)



NOTE A: The DOUT-SI connection is not required for writing to the TLC5615 but may be used for verifying data transfer if desired.

Figure 12. Microwire Connection



NOTE A: The DOUT-MISO connection is not required for writing to the TLC5615 but may be used for verifying data transfer.

Figure 13. SPI/QSPI Connection

daisy-chaining devices

DACs can be daisy-chained by connecting the DOUT terminal of one device to the DIN of the next device in the chain, providing that the setup time, $t_{su(CSS)}$, (\overline{CS} low to SCLK high) is greater than the sum of the setup time, $t_{su(DS)}$, plus the propagation delay time, $t_{pd(DOUT)}$, for proper timing (see digital input timing requirements section). The data at DIN appears at DOUT, delayed by 16 clock cycles plus one clock width. DOUT is a totem-poled output for low power. DOUT changes on the SCLK falling edge when \overline{CS} is low. When \overline{CS} is high, DOUT remains at the value of the last data bit and does not go into a high-impedance state.

linearity, offset, and gain error using single ended supplies

When an amplifier is operated from a single supply, the voltage offset can still be either positive or negative. With a positive offset, the output voltage changes on the first code change. With a negative offset the output voltage may not change with the first code depending on the magnitude of the offset voltage.

The output amplifier attempts to drive the output to a negative voltage. However, because the most negative supply rail is ground, the output cannot drive below ground and clamps the output at 0 V.

The output voltage then remains at zero until the input code value produces a sufficient positive output voltage to overcome the negative offset voltage, resulting in the transfer function shown in Figure 14.



Figure 14. Effect of Negative Offset (Single Supply)



SLAS142C - OCTOBER 1996 - REVISED MARCH 2000

APPLICATION INFORMATION

linearity, offset, and gain error using single ended supplies (continued)

This offset error, not the linearity error, produces this breakpoint. The transfer function would have followed the dotted line if the output buffer could drive below the ground rail.

For a DAC, linearity is measured between zero-input code (all inputs 0) and full-scale code (all inputs 1) after offset and full scale are adjusted out or accounted for in some way. However, single supply operation does not allow for adjustment when the offset is negative due to the breakpoint in the transfer function. So the linearity is measured between full-scale code and the lowest code that produces a positive output voltage. For the TLC5615, the zero-scale (offset) error is plus or minus 3 LSB maximum. The code is calculated from the maximum specification for the negative offset.

power-supply bypassing and ground management

Printed-circuit boards that use separate analog and digital ground planes offer the best system performance. Wire-wrap boards do not perform well and should not be used. The two ground planes should be connected together at the low-impedance power-supply source. The best ground connection may be achieved by connecting the DAC AGND terminal to the system analog ground plane making sure that analog ground currents are well managed and there are negligible voltage drops across the ground plane.

A 0.1- μ F ceramic-capacitor bypass should be connected between V_{DD} and AGND and mounted with short leads as close as possible to the device. Use of ferrite beads may further isolate the system analog supply from the digital power supply.

Figure 15 shows the ground plane layout and bypassing technique.



Figure 15. Power-Supply Bypassing

saving power

Setting the DAC register to all 0s minimizes power consumption by the reference resistor array and the output load when the system is not using the DAC.

ac considerations

digital feedthrough

Even with \overline{CS} high, high-speed serial data at any of the digital input or output terminals may couple through the DAC package internal stray capacitance and appear at the DAC analog output as digital feedthrough. Digital feedthrough is tested by holding \overline{CS} high and transmitting 0101010101 from DIN to DOUT.

analog feedthrough

Higher frequency analog input signals may couple to the output through internal stray capacitance. Analog feedthrough is tested by holding \overline{CS} high, setting the DAC code to all 0s, sweeping the frequency applied to REFIN, and monitoring the DAC output.



SLAS142C - OCTOBER 1996 - REVISED MARCH 2000

MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

D (R-PDSO-G**)



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012



MECHANICAL DATA

MPDI001A - JANUARY 1995 - REVISED JUNE 1999

MECHANICAL DATA

P (R-PDIP-T8) PLASTIC DUAL-IN-LINE 0.400 (10,60) 0.355 (9,02) 5 8 Γ 0.260 (6,60) 0.240 (6,10) 0 ¥ 1 4 0.070 (1,78) MAX 0.325 (8,26) 0.020 (0,51) MIN ➔ 0.300 (7,62) 0.015 (0,38) V **Gage Plane** 0.200 (5,08) MAX Seating Plane 0.010 (0,25) NOM 0.125 (3,18) MIN 0.100 (2,54) 0.430 (10,92) -MAX 0.021 (0,53) 0.015 (0,38) 0.010 (0,25) (M) 4040082/D 05/98

- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. Falls within JEDEC MS-001

For the latest package information, go to http://www.ti.com/sc/docs/package/pkg_info.htm



MECHANICAL DATA

MPDI001A - JANUARY 1995 - REVISED JUNE 1999

MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

DGK (R-PDSO-G8)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-187

For the latest package information, go to http://www.ti.com/sc/docs/package/pkg_info.htm



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated