Preferred Device

# **Complementary Plastic Silicon Power Transistors**

The MJE170/180 series is designed for low power audio amplifier and low current, high speed switching applications.

#### **Features**

• Collector-Emitter Sustaining Voltage -

V<sub>CEO(sus)</sub> = 40 Vdc - MJE170, MJE180 = 60 Vdc - MJE171, MJE181 = 80 Vdc - MJE172, MJE182

• DC Current Gain -

 $h_{FE} = 30 \text{ (Min)} @ I_C = 0.5 \text{ Adc}$ = 12 (Min) @  $I_C = 1.5 \text{ Adc}$ 

• Current-Gain - Bandwidth Product -

 $f_T = 50 \text{ MHz (Min)} @ I_C = 100 \text{ mAdc}$ 

• Annular Construction for Low Leakages –

 $I_{CBO} = 100 \text{ nA (Max)}$  @ Rated  $V_{CB}$ 

• Epoxy Meets UL 94 V-0 @ 0.125 in

• ESD Ratings: Machine Model, C Human Body Model, 3B

• Pb-Free Packages are Available\*

## **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Collector–Base Voltage  MJE170, MJE180 MJE171, MJE181 MJE172, MJE182	V <sub>CB</sub>	60 80 100	Vdc
Collector–Emitter Voltage  MJE170, MJE180 MJE171, MJE181 MJE172, MJE182	V <sub>CEO</sub>	40 60 80	Vdc
Emitter-Base Voltage	V <sub>EB</sub>	7.0	Vdc
Collector Current – Continuous – Peak	IC	3.0 6.0	Adc
Base Current	I <sub>B</sub>	1.0	Adc
Total Power Dissipation @ T <sub>C</sub> = 25°C Derate above 25°C	P <sub>D</sub>	1.5 0.012	W W/°C
Total Power Dissipation @ T <sub>A</sub> = 25°C Derate above 25°C	P <sub>D</sub>	12.5 0.1	W W/°C
Operating and Storage Junction Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-65 to +150	°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.




# ON Semiconductor®

http://onsemi.com

# 3 AMPERES POWER TRANSISTORS COMPLEMENTARY SILICON 40 - 60 - 80 VOLTS 12.5 WATTS



# **MARKING DIAGRAM**



Y = Year WW = Work Week

JE1xx = Specific Device Code x = 70, 71, 72, 80, 81, or 82

G = Pb-Free Package

### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

**Preferred** devices are recommended choices for future use and best overall value.

<sup>\*</sup>For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

# THERMAL CHARACTERISTICS

Characteristic		Max	Unit
Thermal Resistance, Junction-to-Case	θЈС	10	°C/W
Thermal Resistance, Junction-to-Ambient	θЈА	83.4	°C/W

# **ELECTRICAL CHARACTERISTICS** (T<sub>C</sub> = 25°C unless otherwise noted)

Characteristic		Symbol	Min	Max	Unit
OFF CHARACTERISTICS		•	•	•	•
Collector–Emitter Sustaining Voltage (I <sub>C</sub> = 10 mAdc, I <sub>B</sub> = 0)	MJE170, MJE180 MJE171, MJE181 MJE172, MJE182	V <sub>CEO(sus)</sub>	40 60 80	_ _	Vdc
	MJE170, MJE180 MJE171, MJE181 MJE172, MJE182 MJE170, MJE180 MJE171, MJE181 MJE172, MJE182	Ісво	- - - -	0.1 0.1 0.1 0.1 0.1	μAdc mAdc
Emitter Cutoff Current $(V_{BE} = 7.0 \text{ Vdc}, I_C = 0)$		I <sub>EBO</sub>	-	0.1	μAdc
ON CHARACTERISTICS					
DC Current Gain ( $I_C = 100 \text{ mAdc}, V_{CE} = 1.0 \text{ Vdc}$ ) ( $I_C = 500 \text{ mAdc}, V_{CE} = 1.0 \text{ Vdc}$ ) ( $I_C = 1.5 \text{ Adc}, V_{CE} = 1.0 \text{ Vdc}$ )		h <sub>FE</sub>	50 30 12	250 - -	-
Collector–Emitter Saturation Voltage ( $I_C = 500 \text{ mAdc}$ , $I_B = 50 \text{ mAdc}$ ) ( $I_C = 1.5 \text{ Adc}$ , $I_B = 150 \text{ mAdc}$ ) ( $I_C = 3.0 \text{ Adc}$ , $I_B = 600 \text{ mAdc}$ )		V <sub>CE(sat)</sub>	- - -	0.3 0.9 1.7	Vdc
Base–Emitter Saturation Voltage ( $I_C = 1.5 \text{ Adc}$ , $I_B = 150 \text{ mAdc}$ ) ( $I_C = 3.0 \text{ Adc}$ , $I_B = 600 \text{ mAdc}$ )		V <sub>BE(sat)</sub>	_ _	1.5 2.0	Vdc
Base–Emitter On Voltage $(I_C = 500 \text{ mAdc}, V_{CE} = 1.0 \text{ Vdc})$		V <sub>BE(on)</sub>	-	1.2	Vdc
DYNAMIC CHARACTERISTICS					
Current–Gain – Bandwidth Product (Note 1) (I <sub>C</sub> = 100 mAdc, V <sub>CE</sub> = 10 Vdc, f <sub>test</sub> = 10 MHz)		f⊤	50	-	MHz
Output Capacitance (V <sub>CB</sub> = 10 Vdc, I <sub>E</sub> = 0, f = 0.1 MHz)	MJE171/MJE172 MJE181/MJE182	C <sub>ob</sub>	_ _	60 40	pF

<sup>1.</sup>  $f_T = |h_{fe}| \cdot f_{test}$ .





Figure 1. Power Derating



V<sub>CE</sub> = 30 V 500  $I_C/I_B = 10$ 300  $V_{BE(off)} = 4.0 V$ 200 T<sub>J</sub> = 25°C 100 t, TIME (ns) 50 30 20  $t_{d}$ 10 5 NPN MJE181/182 2 PNP MJE171/172 0.02 0.03 0.05 0.1 0.2 0.3 0.5 3 10 IC, COLLECTOR CURRENT (AMPS)

Figure 2. Switching Time Test Circuit

Figure 3. Turn-On Time




Figure 4. Thermal Response

# **ACTIVE-REGION SAFE OPERATING AREA**




Figure 5. MJE171, MJE172




Figure 6. MJE181, MJE182

There are two limitations on the power handling ability of a transistor – average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figures 5 and 6 is based on  $T_{J(pk)} = 150^{\circ} C$ ;  $T_{C}$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_{J(pk)} < 150^{\circ} C$ .  $T_{J(pk)}$  may be calculated from the data in Figure 4. At high case temperature, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.




Figure 7. Turn-Off Time





Figure 8. Capacitance

# ORDERING INFORMATION

Device	Package	Shipping
MJE170	TO-225	
MJE170G	TO-225 (Pb-Free)	
MJE171	TO-225	
MJE171G	TO-225 (Pb-Free)	
MJE172	TO-225	
MJE172G	TO-225 (Pb-Free)	500 11 % / D
MJE180	TO-225	500 Units / Box
MJE180G	TO-225 (Pb-Free)	
MJE181	TO-225	
MJE181G	TO-225 (Pb-Free)	
MJE182	TO-225	
MJE182G	TO-225 (Pb-Free)	

# **PACKAGE DIMENSIONS**

TO-225 CASE 77-09 ISSUE Z



#### NOTES

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.
- 3. 077-01 THRU -08 OBSOLETE, NEW STANDARD 077-09.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
Α	0.425	0.435	10.80	11.04
В	0.295	0.305	7.50	7.74
С	0.095	0.105	2.42	2.66
D	0.020	0.026	0.51	0.66
F	0.115	0.130	2.93	3.30
G	0.094 BSC		2.39 BSC	
Н	0.050	0.095	1.27	2.41
J	0.015	0.025	0.39	0.63
K	0.575	0.655	14.61	16.63
M	5° TYP		5° TYP	
Q	0.148	0.158	3.76	4.01
R	0.045	0.065	1.15	1.65
S	0.025	0.035	0.64	0.88
J	0.145	0.155	3.69	3.93
٧	0.040		1.02	

STYLE 1:

PIN 1. EMITTER COLLECTOR

BASE

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

# **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082-1312 USA Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative