

MC33178, MC33179

Low Power, Low Noise Operational Amplifiers

The MC33178/9 series is a family of high quality monolithic amplifiers employing Bipolar technology with innovative high performance concepts for quality audio and data signal processing applications. This device family incorporates the use of high frequency PNP input transistors to produce amplifiers exhibiting low input offset voltage, noise and distortion. In addition, the amplifier provides high output current drive capability while consuming only 420 μ A of drain current per amplifier. The NPN output stage used, exhibits no deadband crossover distortion, large output voltage swing, excellent phase and gain margins, low open-loop high frequency output impedance, symmetrical source and sink AC frequency performance.

The MC33178/9 family offers both dual and quad amplifier versions in several package options.

Features

- 600 Ω Output Drive Capability
- Large Output Voltage Swing
- Low Offset Voltage: 0.15 mV (Mean)
- Low T.C. of Input Offset Voltage: 2.0 μ V/ $^{\circ}$ C
- Low Total Harmonic Distortion: 0.0024%
(@ 1.0 kHz w/600 Ω Load)
- High Gain Bandwidth: 5.0 MHz
- High Slew Rate: 2.0 V/ μ s
- Dual Supply Operation: \pm 2.0 V to \pm 18 V
- ESD Clamps on the Inputs Increase Ruggedness without Affecting Device Performance
- Pb-Free Packages are Available





Figure 1. Representative Schematic Diagram
(Each Amplifier)



ON Semiconductor®

<http://onsemi.com>


DUAL



PDIP-8
P SUFFIX
CASE 626




SOIC-8
D SUFFIX
CASE 751




Micro8
DM SUFFIX
CASE 846A


QUAD



PDIP-14
P SUFFIX
CASE 646



SOIC-14
D SUFFIX
CASE 751A



TSSOP-14
DTB SUFFIX
CASE 948G

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

DEVICE MARKING INFORMATION

See general marking information in the device marking section on page 4 of this data sheet.

MC33178, MC33179

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage (V_{CC} to V_{EE})	V_S	+36	V
Input Differential Voltage Range	V_{IDR}	Note 1	V
Input Voltage Range	V_{IR}	Note 1	V
Output Short Circuit Duration (Note 2)	t_{SC}	Indefinite	sec
Maximum Junction Temperature	T_J	+150	°C
Storage Temperature Range	T_{Stg}	-60 to +150	°C
Maximum Power Dissipation	P_D	Note 2	mW
Operating Temperature Range	T_A	-40 to +85	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Either or both input voltages should not exceed V_{CC} or V_{EE} .
2. Power dissipation must be considered to ensure maximum junction temperature (T_J) is not exceeded. (See power dissipation performance characteristic, Figure 2.)


ORDERING INFORMATION

Device	Package	Shipping [†]
MC33178D	SOIC-8	98 Units / Rail
MC33178DG	SOIC-8 (Pb-Free)	
MC33178DR2	SOIC-8	2500 / Tape & Reel
MC33178DR2G	SOIC-8 (Pb-Free)	
MC33178P	PDIP-8	50 Units / Rail
MC33178PG	PDIP-8 (Pb-Free)	
MC33178DMR2	Micro8	4000 / Tape & Reel
MC33178DMR2G	Micro8 (Pb-Free)	
MC33179D	SOIC-14	55 Units / Rail
MC33179DG	SOIC-14 (Pb-Free)	
MC33179DR2	SOIC-14	2500 / Tape & Reel
MC33179DR2G	SOIC-14 (Pb-Free)	
MC33179P	PDIP-14	25 Units / Rail
MC33179PG	PDIP-14 (Pb-Free)	
MC33179DTBR2G	TSSOP-14 (Pb-Free)	2500 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

MC33178, MC33179

MARKING DIAGRAMS



A = Assembly Location

WL, L = Wafer Lot


YY, Y = Year

WW, W = Work Week

G or ■ = Pb-Free Package

(Note: Microdot may be in either location)

PIN CONNECTIONS



MC33178, MC33179

DC ELECTRICAL CHARACTERISTICS ($V_{CC} = +15$ V, $V_{EE} = -15$ V, $T_A = 25^\circ\text{C}$, unless otherwise noted.)

Characteristics	Figure	Symbol	Min	Typ	Max	Unit
Input Offset Voltage ($R_S = 50 \Omega$, $V_{CM} = 0$ V, $V_O = 0$ V) ($V_{CC} = +2.5$ V, $V_{EE} = -2.5$ V to $V_{CC} = +15$ V, $V_{EE} = -15$ V) $T_A = +25^\circ\text{C}$ $T_A = -40^\circ$ to $+85^\circ\text{C}$	3	$ V_{IO} $	— —	0.15 —	3.0 4.0	mV
Average Temperature Coefficient of Input Offset Voltage ($R_S = 50 \Omega$, $V_{CM} = 0$ V, $V_O = 0$ V) $T_A = -40^\circ$ to $+85^\circ\text{C}$	3	$\Delta V_{IO}/\Delta T$	—	2.0	—	$\mu\text{V}/^\circ\text{C}$
Input Bias Current ($V_{CM} = 0$ V, $V_O = 0$ V) $T_A = +25^\circ\text{C}$ $T_A = -40^\circ$ to $+85^\circ\text{C}$	4, 5	I_{IB}	— —	100 —	500 600	nA
Input Offset Current ($V_{CM} = 0$ V, $V_O = 0$ V) $T_A = +25^\circ\text{C}$ $T_A = -40^\circ$ to $+85^\circ\text{C}$		$ I_{IO} $	— —	5.0 —	50 60	nA
Common Mode Input Voltage Range ($\Delta V_{IO} = 5.0$ mV, $V_O = 0$ V)	6	V_{ICR}	-13 —	-14 +14	— +13	V
Large Signal Voltage Gain ($V_O = -10$ V to $+10$ V, $R_L = 600 \Omega$) $T_A = +25^\circ\text{C}$ $T_A = -40^\circ$ to $+85^\circ\text{C}$	7, 8	A_{VOL}	50 25	200 —	— —	kV/V
Output Voltage Swing ($V_{ID} = \pm 1.0$ V) ($V_{CC} = +15$ V, $V_{EE} = -15$ V) $R_L = 300 \Omega$ $R_L = 300 \Omega$ $R_L = 600 \Omega$ $R_L = 600 \Omega$ $R_L = 2.0 \text{ k}\Omega$ $R_L = 2.0 \text{ k}\Omega$ ($V_{CC} = +2.5$ V, $V_{EE} = -2.5$ V) $R_L = 600 \Omega$ $R_L = 600 \Omega$	9, 10, 11	V_{O+} V_{O-} V_{O+} V_{O-} V_{O+} V_{O-} V_{O+} V_{O-}	— — +12 — +13 —	+12 -12 +13.6 -13 +14 -13.8	— — — -12 — -13	V
Common Mode Rejection ($V_{in} = \pm 13$ V)	12	CMR	80	110	—	dB
Power Supply Rejection $V_{CC}/V_{EE} = +15$ V/ -15 V, +5.0 V/ -15 V, +15 V/ -5.0 V	13	PSR	80	110	—	dB
Output Short Circuit Current ($V_{ID} = \pm 1.0$ V, Output to Ground) Source ($V_{CC} = 2.5$ V to 15 V) Sink ($V_{EE} = -2.5$ V to -15 V)	14, 15	I_{SC}	+50 -50	+80 -100	— —	mA
Power Supply Current ($V_O = 0$ V) ($V_{CC} = 2.5$ V, $V_{EE} = -2.5$ V to $V_{CC} = +15$ V, $V_{EE} = -15$ V) MC33178 (Dual) $T_A = +25^\circ\text{C}$ $T_A = -40^\circ$ to $+85^\circ\text{C}$ MC33179 (Quad) $T_A = +25^\circ\text{C}$ $T_A = -40^\circ$ to $+85^\circ\text{C}$	16	I_D	— — — —	— — 1.7 —	1.4 1.6 2.4 2.6	mA

MC33178, MC33179

AC ELECTRICAL CHARACTERISTICS ($V_{CC} = +15$ V, $V_{EE} = -15$ V, $T_A = 25^\circ\text{C}$, unless otherwise noted.)

Characteristics	Figure	Symbol	Min	Typ	Max	Unit
Slew Rate ($V_{in} = -10$ V to $+10$ V, $R_L = 2.0$ k Ω , $C_L = 100$ pF, $A_V = +1.0$ V)	17, 32	SR	1.2	2.0	–	V/ μ s
Gain Bandwidth Product (f = 100 kHz)	18	GBW	2.5	5.0	–	MHz
AC Voltage Gain ($R_L = 600$ Ω , $V_O = 0$ V, f = 20 kHz)	19, 20	A_{VO}	–	50	–	dB
Unity Gain Bandwidth (Open-Loop) ($R_L = 600$ Ω , $C_L = 0$ pF)		BW	–	3.0	–	MHz
Gain Margin ($R_L = 600$ Ω , $C_L = 0$ pF)	21, 23, 24	A_m	–	15	–	dB
Phase Margin ($R_L = 600$ Ω , $C_L = 0$ pF)	22, 23, 24	ϕ_m	–	60	–	Deg
Channel Separation (f = 100 Hz to 20 kHz)	25	CS	–	-120	–	dB
Power Bandwidth ($V_O = 20$ V _{pp} , $R_L = 600$ Ω , THD $\leq 1.0\%$)		BW_p	–	32	–	kHz
Total Harmonic Distortion ($R_L = 600$ Ω , $V_O = 2.0$ V _{pp} , $A_V = +1.0$ V) (f = 1.0 kHz) (f = 10 kHz) (f = 20 kHz)	26	THD	– – –	0.0024 0.014 0.024	– – –	%
Open Loop Output Impedance ($V_O = 0$ V, f = 3.0 MHz, $A_V = 10$ V)	27	$ Z_{OL} $	–	150	–	Ω
Differential Input Resistance ($V_{CM} = 0$ V)		R_{in}	–	200	–	k Ω
Differential Input Capacitance ($V_{CM} = 0$ V)		C_{in}	–	10	–	pF
Equivalent Input Noise Voltage ($R_S = 100$ Ω) f = 10 Hz f = 1.0 kHz	28	e_n	– –	8.0 7.5	– –	nV/ $\sqrt{\text{Hz}}$
Equivalent Input Noise Current f = 10 Hz f = 1.0 kHz	29	i_n	– –	0.33 0.15	– –	pA/ $\sqrt{\text{Hz}}$




Figure 2. Maximum Power Dissipation versus Temperature




Figure 3. Input Offset Voltage versus Temperature for 3 Typical Units

MC33178, MC33179




Figure 4. Input Bias Current versus Common Mode Voltage




Figure 5. Input Bias Current versus Temperature




Figure 6. Input Common Mode Voltage Range versus Temperature




Figure 7. Open Loop Voltage Gain versus Temperature




Figure 8. Voltage Gain and Phase versus Frequency




Figure 9. Output Voltage Swing versus Supply Voltage

MC33178, MC33179




Figure 10. Output Saturation Voltage versus Load Current




Figure 11. Output Voltage versus Frequency




Figure 12. Common Mode Rejection versus Frequency Over Temperature




Figure 13. Power Supply Rejection versus Frequency Over Temperature




Figure 14. Output Short Circuit Current versus Output Voltage




Figure 15. Output Short Circuit Current versus Temperature

MC33178, MC33179




Figure 16. Supply Current versus Supply Voltage with No Load




Figure 17. Normalized Slew Rate versus Temperature




Figure 18. Gain Bandwidth Product versus Temperature




Figure 19. Voltage Gain and Phase versus Frequency




Figure 20. Voltage Gain and Phase versus Frequency




Figure 21. Open Loop Gain Margin versus Temperature

MC33178, MC33179




Figure 22. Phase Margin versus Temperature




Figure 23. Phase Margin and Gain Margin versus Differential Source Resistance




Figure 24. Open Loop Gain Margin and Phase Margin versus Output Load Capacitance




Figure 25. Channel Separation versus Frequency




Figure 26. Total Harmonic Distortion versus Frequency










Figure 27. Output Impedance versus Frequency

MC33178, MC33179






Figure 34. Telephone Line Interface Circuit

APPLICATION INFORMATION

This unique device uses a boosted output stage to combine a high output current with a drain current lower than similar bipolar input op amps. Its 60° phase margin and 15 dB gain margin ensure stability with up to 1000 pF of load capacitance (see Figure 24). The ability to drive a minimum 600 Ω load makes it particularly suitable for telecom applications. Note that in the sample circuit in Figure 34 both A2 and A3 are driving equivalent loads of approximately 600 Ω.

The low input offset voltage and moderately high slew rate and gain bandwidth product make it attractive for a variety of other applications. For example, although it is not single supply (the common mode input range does not include ground), it is specified at +5.0 V with a typical common mode rejection of 110 dB. This makes it an excellent choice for use with digital circuits. The high common mode rejection, which is stable over temperature, coupled with a low noise figure and low distortion, is an ideal op amp for audio circuits.

The output stage of the op amp is current limited and therefore has a certain amount of protection in the event of a short circuit. However, because of its high current output, it is especially important not to allow the device to exceed the maximum junction temperature, particularly with the

MC33179 (quad op amp). Shorting more than one amplifier could easily exceed the junction temperature to the extent of causing permanent damage.

Stability

As usual with most high frequency amplifiers, proper lead dress, component placement, and PC board layout should be exercised for optimum frequency performance. For example, long unshielded input or output leads may result in unwanted input/output coupling. In order to preserve the relatively low input capacitance associated with these amplifiers, resistors connected to the inputs should be immediately adjacent to the input pin to minimize additional stray input capacitance. This not only minimizes the input pole frequency for optimum frequency response, but also minimizes extraneous "pick up" at this node. Supplying decoupling with adequate capacitance immediately adjacent to the supply pin is also important, particularly over temperature, since many types of decoupling capacitors exhibit great impedance changes over temperature.

Additional stability problems can be caused by high load capacitances and/or a high source resistance. Simple compensation schemes can be used to alleviate these effects.

If a high source of resistance is used ($R_1 > 1.0 \text{ k}\Omega$), a compensation capacitor equal to or greater than the input capacitance of the op amp (10 pF) placed across the feedback resistor (see Figure 35) can be used to neutralize that pole and prevent outer loop oscillation. Since the closed loop transient response will be a function of that capacitance, it is important to choose the optimum value for that capacitor. This can be determined by the following Equation:

$$C_C = (1 + [R_1/R_2])^2 \times C_L (Z_O/R_2) \quad (1)$$

where: Z_O is the output impedance of the op amp.

For moderately high capacitive loads ($500 \text{ pF} < C_L < 1500 \text{ pF}$) the addition of a compensation resistor on the order of 20Ω between the output and the feedback loop will help to decrease miller loop oscillation (see Figure 36). For high capacitive loads ($C_L > 1500 \text{ pF}$), a combined compensation scheme should be used (see Figure 37). Both the compensation resistor and the compensation capacitor affect the transient response and can be calculated for optimum performance. The value of C_C can be calculated using Equation 1. The Equation to calculate R_C is as follows:

$$R_C = Z_O \times R_1/R_2 \quad (2)$$




Figure 35. Compensation for High Source Impedance




Figure 36. Compensation Circuit for Moderate Capacitive Loads





Figure 37. Compensation Circuit for High Capacitive Loads

MC33178, MC33179

PACKAGE DIMENSIONS

**PDIP-8
P SUFFIX
CASE 626-05
ISSUE L**




NOTES:

1. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.
2. PACKAGE CONTOUR OPTIONAL (ROUND OR SQUARE CORNERS).
3. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.40	10.16	0.370	0.400
B	6.10	6.60	0.240	0.260
C	3.94	4.45	0.155	0.175
D	0.38	0.51	0.015	0.020
F	1.02	1.78	0.040	0.070
G	2.54 BSC		0.100 BSC	
H	0.76	1.27	0.030	0.050
J	0.20	0.30	0.008	0.012
K	2.92	3.43	0.115	0.135
L	7.62 BSC		0.300 BSC	
M	---	10°	---	10°
N	0.76	1.01	0.030	0.040

MC33178, MC33179

Micro8™
CASE 846A-02
ISSUE G




NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
5. 846A-01 OBSOLETE, NEW STANDARD 846A-02.

DIM	MILLIMETERS			INCHES		
	MIN	NOM	MAX	MIN	NOM	MAX
A	--	--	1.10	--	--	0.043
A1	0.05	0.08	0.15	0.002	0.003	0.006
b	0.25	0.33	0.40	0.010	0.013	0.016
c	0.13	0.18	0.23	0.005	0.007	0.009
D	2.90	3.00	3.10	0.114	0.118	0.122
E	2.90	3.00	3.10	0.114	0.118	0.122
e	0.65 BSC			0.026 BSC		
L	0.40	0.55	0.70	0.016	0.021	0.028
H_E	4.75	4.90	5.05	0.187	0.193	0.199


SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

MC33178, MC33179

SOIC-8 NB
CASE 751-07
ISSUE AH




NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.80	5.00	0.189	0.197
B	3.80	4.00	0.150	0.157
C	1.35	1.75	0.053	0.069
D	0.33	0.51	0.013	0.020
G	1.27	BSC	0.050	BSC
H	0.10	0.25	0.004	0.010
J	0.19	0.25	0.007	0.010
K	0.40	1.27	0.016	0.050
M	0 °	8 °	0 °	8 °
N	0.25	0.50	0.010	0.020
S	5.80	6.20	0.228	0.244

SOLDERING FOOTPRINT*




*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

MC33178, MC33179

PACKAGE DIMENSIONS

PDIP-14
CASE 646-06
ISSUE P




NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.
 5. ROUNDED CORNERS OPTIONAL.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.715	0.770	18.16	19.56
B	0.240	0.260	6.10	6.60
C	0.145	0.185	3.69	4.69
D	0.015	0.021	0.38	0.53
F	0.040	0.070	1.02	1.78
G	0.100	BSC	2.54	BSC
H	0.052	0.095	1.32	2.41
J	0.008	0.015	0.20	0.38
K	0.115	0.135	2.92	3.43
L	0.290	0.310	7.37	7.87
M	---	10°	---	10°
N	0.015	0.039	0.38	1.01

MC33178, MC33179

PACKAGE DIMENSIONS

SOIC-14
CASE 751A-03
ISSUE H




NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	8.55	8.75	0.337	0.344
B	3.80	4.00	0.150	0.157
C	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27	BSC	0.050	BSC
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
M	0 °	7 °	0 °	7 °
P	5.80	6.20	0.228	0.244
R	0.25	0.50	0.010	0.019

SOLDERING FOOTPRINT*




DIMENSIONS: MILLIMETERS

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

MC33178, MC33179

PACKAGE DIMENSIONS


TSSOP-14
CASE 948G-01
ISSUE B



- NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
 5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
 6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.90	5.10	0.193	0.200
B	4.30	4.50	0.169	0.177
C	---	1.20	---	0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65 BSC		0.026 BSC	
H	0.50	0.60	0.020	0.024
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40 BSC		0.252 BSC	
M	0 °	8 °	0 °	8 °

SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and  are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

USA/Canada

Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910

Japan Customer Focus Center

Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: <http://www.onsemi.com/orderlit>

For additional information, please contact your local
Sales Representative