

# **General Description**

The MAX706P/R/S/T, MAX706AP/AR/AS/AT, and MAX708R/S/T microprocessor ( $\mu$ P) supervisory circuits reduce the complexity and number of components required to monitor +3V power-supply levels in +3V to +5V  $\mu$ P systems. These devices significantly improve system reliability and accuracy compared to separate ICs or discrete components.

The MAX706P/R/S/T and MAX706AP/AR/AS/AT supervisory circuits provide the following four functions:

- 1) A reset output during power-up, power-down, and brownout conditions.
- 2) An independent watchdog output that goes low if the watchdog input has not been toggled within 1.6s.
- 3) A 1.25V threshold detector for power-fail warning, low-battery detection, or for monitoring a power supply other than the main supply.
- 4) An active-low, manual-reset input.

The only difference between the MAX706R/AR, MAX706S/AS, and MAX706T/AT is the reset-threshold voltage levels, which are 2.63V, 2.93V, and 3.08V, respectively. All have active-low reset output signals. The MAX706P/AP are identical to the MAX706R/AR, except the reset output signal is active-high. The watchdog timer function for the MAX706AP/AR/AS/AT disables when the WDI input is left open or connected to a high-impedance state of a low-leakage tri-state output.

The MAX708R/S/T provide the same functions as the MAX706R/S/T and MAX706AR/AS/AT except they do not have a watchdog timer. Instead, they provide both RESET and RESET outputs. As with the MAX706, devices with R, S, and T suffixes have reset thresholds of 2.63V, 2.93V, and 3.08V, respectively.

These devices are available in 8-pin SO, DIP, and  $\mu$ MAX® packages and are fully specified over the operating temperature range.

# **Applications**

Battery-Powered Equipment

Portable Instruments

Computers

Controllers

Intelligent Instruments

Critical µP Power Monitoring

µMAX is a registered trademark of Maxim Integrated Products, Inc.

### **Features**

- ♦ μMAX Package, Small 8-Pin SO
- ◆ Precision Supply-Voltage Monitors 2.63V (MAX706P/R, MAX706AP/AR, and MAX708R) 2.93V (MAX706S, MAX706AS, and MAX708S) 3.08V (MAX706T, MAX706AT, and MAX708T)
- ♦ 200ms Reset Time Delay
- ♦ Debounced TTL/CMOS-Compatible Manual Reset Input
- ♦ 100µA Quiescent Current
- **♦ WDI Disable Feature (MAX706AP/AR/AS/AT)**
- ♦ Watchdog Timer: 1.6s Timeout
- ♦ Reset Output Signal:

Active-High Only (MAX706P, MAX706AP)
Active-Low Only (MAX706R/S/T, MAX706AR/AS/AT)
Active-High and Active-Low (MAX708R/S/T)

- ♦ Voltage Monitor for Power-Fail or Low-Battery Warning
- ♦ 8-Pin Surface-Mount Package
- ♦ Guaranteed RESET Assertion to Vcc = 1V


# **Ordering Information**

PART†	TEMP RANGE	PIN- PACKAGE	PKG CODE
MAX706PCPA	0°C to +70°C	8 PDIP	P8-1
MAX706PCSA	0°C to +70°C	8 SO	S8-2
MAX706PCUA	0°C to +70°C	8 µMAX	U8-1
MAX706PEPA	-40°C to +85°C	8 PDIP	P8-1

<sup>†</sup>SO, µMAX, and PDIP packages are available in lead-free.

Ordering Information continued at end of data sheet. Pin Configurations appear at end of data sheet.

# Typical Operating Circuits



\_\_\_\_\_ Maxim Integrated Products 1

### **ABSOLUTE MAXIMUM RATINGS**

Terminal Voltage (with respect to GND)	0.3V to +6V
All Other Inputs (Note 1)0.3V to	
Input Current	
V <sub>CC</sub>	20mA
GND	20mA
Output Current (all outputs)	20mA
Continuous Power Dissipation ( $T_A = +70$ °C)	
8-Pin CERDIP (derate 8mW/°C above +70°C) 8-Pin PDIP (derate 9.1mW/°C above +70°C)	

8-Pin SO (derate 5.9mW/°C above	
8-Pin µMAX (derate 4.5mW/°C ab	ove +70°C)362mW
Operating Temperature Range	
MAX70_C	
MAX70_E	40°C to +85°C
MAX70_M	55°C to +125°C
Junction Temperature	+150°C
Storage Temperature Range	
Lead Temperature (soldering, 10s)	+300°C

Note 1: The input-voltage limits on PFI, WDI, and MR can be exceeded if the input current is less than 10mA.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS**

(MAX70\_P/R, MAX706AP/AR:  $V_{CC}$  = 2.7V to 5.5V; MAX70\_S, MAX706AS:  $V_{CC}$  = 3.0V to 5.5V; MAX70\_T, MAX706AT:  $V_{CC}$  = 3.15V to 5.5V;  $T_J$  =  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_J$  =  $T_A$  = +25°C.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Curality Voltage Dange	\/		MAX70_C	1.0		5.5	V
Supply Voltage Range	Vcc	MAX70_E/M		1.2		5.5	\ \ \
			MAX706_C		90	200	
		Vac. 4 2 6V	MAX706_E/M		90	300	]
		V <sub>CC</sub> < 3.6V	MAX708_C		50	200	
Cupply Current	lovenovy		MAX708_E/M		50	300	
Supply Current	ISUPPLY		MAX706_C		135	350	μΑ
		V <sub>CC</sub> < 5.5V	MAX706_E/M		135	500	
		VCC < 5.5V	MAX708_C		65	350	j
			MAX708_E/M		65	500	
		MAX70_P/R/, MAX706AP/AR		2.55	2.63	2.70	
Reset Threshold (Note 3) (VCC Falling)	VRST	MAX70_S, MAX706AS	2.85	2.93	3.00	V	
(VCC raining)		MAX70_T, MAX706AT	3.00	3.08	3.15		
Reset Threshold Hysteresis (Note 3)	V <sub>H</sub> YS				20		mV
		MAX70_P/R/, MAX706AP	140	200	280	ms	
Reset Pulse Width (Note 3)	trst	MAX70_S, MAX706AS, V	140	200	280		
		V <sub>CC</sub> = 5V		200			
RESET OUTPUT							
	V <sub>OH</sub>	VRST(MAX) < VCC < 3.6V	ISOURCE = 500µA	0.8 x V <sub>CC</sub>			
	V <sub>OL</sub>	V <sub>RST(MAX)</sub> < V <sub>CC</sub> < 3.6V	I <sub>SINK</sub> = 1.2mA			0.3	
Output-Voltage High (MAX70_R/S/T) (MAX706AR/AS/AT)	Voh	4.5V < V <sub>CC</sub> < 5.5V	IRSOURCE = 800µA	V <sub>CC</sub> - 1.5			V
	V <sub>OL</sub>	4.5V < V <sub>CC</sub> < 5.5V   I <sub>SINK</sub> = 3.2mA				0.4	]
	\/-·	MAX70_C V <sub>CC</sub> = 1.0V, I <sub>SINK</sub> = 50μA				0.3	
	V <sub>OL</sub>	MAX70_E/M: V <sub>CC</sub> = 1.2V, I <sub>SINK</sub> = 100μA				0.3	

# **ELECTRICAL CHARACTERISTICS (continued)**

(MAX70\_P/R, MAX706AP/AR:  $V_{CC}$  = 2.7V to 5.5V; MAX70\_S, MAX706AS:  $V_{CC}$  = 3.0V to 5.5V; MAX70\_T, MAX706AT:  $V_{CC}$  = 3.15V to 5.5V;  $T_J$  =  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_J$  =  $T_A$  = +25°C.) (Note 2)

PARAMETER	SYMBOL	CONDITIO	MIN	TYP	MAX	UNITS		
	VoH	VRST(MAX) < VCC < 3.6V	ISOURCE = 215µA	V <sub>CC</sub> - 0.6			3 V	
Output-Voltage High	V <sub>OL</sub>	V <sub>RST</sub> (MAX) < V <sub>CC</sub> < 3.6V	I <sub>SINK</sub> = 1.2mA			0.3		
(MAX706P) (MAX706AP)	VoH	4.5 < V <sub>CC</sub> < 5.5V	ISOURCE = 800µA	V <sub>CC</sub> - 1.5				
	VoL	4.5V < V <sub>C</sub> C < 5.5V	I <sub>SINK</sub> = 3.2mA			0.4		
	VoH	V <sub>RST(MAX)</sub> < V <sub>CC</sub> < 3.6V	ISOURCE = 500µA	0.8 x V <sub>CC</sub>				
Output-Voltage High	V <sub>OL</sub>	VRST(MAX) < VCC < 3.6V	Isink = 500µA			0.3		
(MAX708_)	Voh	4.5V < V <sub>CC</sub> < 5.5V	ISOURCE = 800µA	V <sub>C</sub> C - 1.5			V	
	V <sub>OL</sub>	4.5V < V <sub>CC</sub> < 5.5V	I <sub>SINK</sub> = 1.2mA			0.4		
WATCHDOG INPUT	•							
Watahdag Timogut Pariod	turo	MAX706P/R, MAX706AP/	1.00	1.60	2.25			
Watchdog Timeout Period	tWD	MAX706S/T, MAX706AS/A	1.00	1.60	2.25	S		
WDI Pulse Width	<b>.</b>	V <sub>IL</sub> = 0.4V	VRST(MAX) < VCC < 3.6V	100			200	
(MAX706_, MAX706A_)	tWP	V <sub>IH</sub> = 0.8V x V <sub>CC</sub>	4.5V < V <sub>CC</sub> < 5.5V	50			ns	
	V <sub>IL</sub>	V <sub>RST(MAX)</sub> < V <sub>CC</sub> < 3.6V				0.6		
Watchdog Input Threshold (MAX706_, MAX706A_)	VIH	V <sub>RST(MAX)</sub> < V <sub>CC</sub> < 3.6V		0.7 x V <sub>C</sub> C			V	
	VIL	V <sub>CC</sub> = 5.0V			0.8			
	VIH	V <sub>CC</sub> = 5.0V	3.5					
WDI Input Current		WDI = 0V or Vcc	MAX706_	-1.0	+0.02	+1.0		
WDI IIIPUL GUITEITL		AADI = OA OL ACC	MAX706A_	-5		+5	μΑ	

# **ELECTRICAL CHARACTERISTICS (continued)**

(MAX70\_P/R, MAX706AP/AR:  $V_{CC}$  = 2.7V to 5.5V; MAX70\_S, MAX706AS:  $V_{CC}$  = 3.0V to 5.5V; MAX70\_T, MAX706AT:  $V_{CC}$  = 3.15V to 5.5V;  $T_J$  =  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_J$  =  $T_A$  = +25°C.) (Note 2)

PARAMETER	SYMBOL	CONDITIO	ONS	MIN	TYP	MAX	UNITS
WATCHDOG OUTPUT							-
	V <sub>OH</sub>	VRST(MAX) < VCC < 3.6V	ISOURCE = 500µA	0.8 x V <sub>CC</sub>			
WDO Output Voltage	V <sub>OL</sub>	V <sub>RST(MAX)</sub> < V <sub>CC</sub> < 3.6V	I <sub>SINK</sub> = 500µA			0.3	] V
(MAX706_, MAX706A_)	V <sub>OH</sub>	4.5V < V <sub>CC</sub> < 5.5V	ISOURCE = 800µA	V <sub>CC</sub> - 1.5			V
	V <sub>OL</sub>	4.5V < V <sub>CC</sub> < 5.5V	I <sub>SINK</sub> = 1.2mA			0.4	
MANUAL RESET INPUT							
			V <sub>RST(MAX)</sub> < V <sub>CC</sub> < 3.6V	25	70	250	
MR Pullup Current		$\overline{MR} = 0$	4.5V < V <sub>CC</sub> < 5.5V	100	250	600	μA
MR Pulse Width	tur	V <sub>RST(MAX)</sub> < V <sub>CC</sub> < 3.6V		500			ns
	tMR	4.5V < V <sub>CC</sub> < 5.5V	150				
	VIL	V <sub>RST(MAX)</sub> < V <sub>CC</sub> < 3.6V			0.6		
MR Input Threshold	V <sub>IH</sub>	V <sub>RST(MAX)</sub> < V <sub>CC</sub> < 3.6V	0.7 x V <sub>C</sub> C			V	
	VIL	4.5V < V <sub>CC</sub> < 5.5V			0.8		
	VIH	4.5V < V <sub>C</sub> C < 5.5V	2.0				
MR to Reset Output Delay	t <sub>MD</sub>	V <sub>RST(MAX)</sub> < V <sub>CC</sub> < 3.6V				750	ns
Will to Heset Output Belay	HVID	$4.5V < V_{CC} < 5.5V$				250	TIS
POWER-FAILURE COMPARA	TOR	1					
DEL la conta Thomas had a		(MAX70_P/R, MAX706AP/AR) PFI falling VCC = 3.0V  (MAX70_S/T, MAX706AS/AT) PFI falling, VCC = 3.3V		1.20	1.25	1.30	- V
PFI Input Threshold				1.20	1.25	1.30	
PFI Input Current			-25	+0.01	+25	nA	
PFO Output Voltage	Voн	VRST(MAX) < VCC < 3.6V	ISOURCE = 500µA	0.8 x V <sub>C</sub> C	_		
	V <sub>OL</sub>	V <sub>RST(MAX)</sub> < V <sub>CC</sub> < 3.6V	I <sub>SINK</sub> = 1.2mA			0.3	- V
	V <sub>OH</sub>	4.5V < V <sub>CC</sub> < 5.5V	I <sub>SOURCE</sub> = 800µA	V <sub>CC</sub> -			\ 
	VoL	4.5V < V <sub>CC</sub> < 5.5V	I <sub>SINK</sub> = 3.2mA			0.4	
	1	1	1				1

Note 2: All devices 100% production tested at  $T_A = +85^{\circ}C$ . Limits over temperature are guaranteed by design.


Note 3: Applies to both RESET in the MAX70\_R/S/T and MAX706AR/AS/AT, and RESET in the MAX706P/MAX706AP.


# MAX706P/R/S/T, MAX706AP/AR/AS/AT, MAX708R/S/T

# +3V Voltage Monitoring, Low-Cost μP Supervisory Circuits


**Typical Operating Characteristics** 

 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 







### RESET, RESET RESPONSE TIMES




### POWER-FAIL COMPARATOR ASSERTION RESPONSE TIME




### POWER-FAIL COMPARATOR DEASSERTION RESPONSE TIME



# RESET, RESET RISE AND FALL TIMES (RESET ASSERTED)



### RESET, RESET RISE AND FALL TIMES (RESET DEASSERTED)



# **Pin Description**

		PIN							
MAX70		MAX706R/S/T, MAX706AR/AS/AT		MAX70	08R/S/T NAME FUNCTION		AX708R/S/T NAM		FUNCTION
SO/DIP	μМΑХ	SO/DIP	μМΑХ	SO/DIP	μМΑХ				
1	3	1	3	1	3	MR	Active-Low, Manual-Reset Input. Pull $\overline{\text{MR}}$ below 0.6V to trigger a reset pulse. $\overline{\text{MR}}$ is TTL/CMOS compatible when V <sub>CC</sub> = 5V and can be shorted to GND with a switch. $\overline{\text{MR}}$ is internally connected to a 70µA source current. Connect to V <sub>CC</sub> or leave unconnected.		
2	4	2	4	2	4	Vcc	Supply Voltage Input		
3	5	3	5	3	5	GND	Ground		
4	6	4	6	4	6	PFI	Adjustable Power-Fail Comparator Input. Connect PFI to a resistive divider to set the desired PFI threshold. When PFI is less than 1.25V, PFO goes low and sinks current; otherwise, PFO remains high. Connect PFI to GND if not used.		
5	7	5	7	5	7	PFO	Active-Low, Power-Fail Comparator Output. PFO asserts when PFI is below the internal 1.25V threshold. PFO deasserts when PFI is above the internal 1.25V threshold. Leave PFO unconnected if not used.		
6	8	6	8	_	_	WDI	Watchdog Input. A falling or rising transition must occur at WDI within 1.6s to prevent WDO from asserting (see Figure 4). The internal watchdog timer is reset to zero when reset is asserted or when transition occurs at WDI. The watchdog function for the MAX706P/R/S/T can not be disabled. The watchdog timer for the MAX706AP/AR/AS/AT disables when WDI input is left open or connected to a tri-state output in its high-impedance state with a leakage current of less than 600nA.		
7	1	_	_	8	2	RESET	Active-High Reset Output. Reset remains high when V <sub>CC</sub> is below the reset threshold or $\overline{\text{MR}}$ is held low. It remains low for 200ms after the reset conditions end (Figure 3).		
8	2	8	2	_	_	WDO	Active-Low Watchdog Output. WDO goes low when a transition does not occur at WDI within 1.6s and remains low until a transition occurs at WDI (indicating the watchdog interrupt has been serviced). WDO also goes low when VCC falls below the reset threshold; however, unlike the reset output signal, WDO goes high as soon as VCC rises above the reset threshold.		
_	_	7	1	7	1	RESET	Active-Low Reset Output. RESET remains low when V <sub>CC</sub> is below the reset threshold or MR is held low. It remains low for 200ms after the reset conditions end (Figure 3).		
_	_	_	_	6	8	N.C.	No Connection. Not internally connected.		




Figure 1. MAX706\_ Functional Diagram

## **RESET and RESET Outputs**

A microprocessor's ( $\mu$ P's) reset input starts in a known state. When the  $\mu$ P is in an unknown state, it should be held in reset. The MAX706P/R/S/T and the MAX706AP/ AR/AS/AT assert reset when V<sub>CC</sub> is low, preventing code execution errors during power-up, power-down, or brownout conditions.

On power-up once V<sub>CC</sub> reaches 1V, RESET is guaranteed to be logic-low and RESET is guaranteed to be logic-high. As V<sub>CC</sub> rises, RESET and RESET remain asserted. Once V<sub>CC</sub> exceeds the reset threshold, the internal timer causes RESET and RESET to be deasserted after a time equal to the reset pulse width, which is typically 200ms (Figure 3).

If a power-fail or brownout condition occurs (i.e., V<sub>CC</sub> drops below the reset threshold), RESET and RESET are asserted. As long as V<sub>CC</sub> remains below the reset threshold, the internal timer is continually reset, causing the RESET and RESET outputs to remain asserted. Thus, a brownout condition that interrupts a previously initiated reset pulse causes an additional 200ms delay from the time the latest interruption occurred. On power-down once V<sub>CC</sub> drops below the reset threshold,




Figure 2. MAX708\_ Functional Diagram

RESET and RESET are guaranteed to be asserted for  $VCC \ge 1V$ .

The MAX706P/MAX706AP provide a RESET signal, and the MAX706R/S/T and MAX706AR/AS/AT provide a RESET signal. The MAX708R/S/T provide both RESET and RESET.

### Watchdog Timer

The MAX706P/R/S/T and the MAX706AP/AR/AS/AT watchdog circuit monitor the  $\mu P$ 's activity. If the  $\mu P$ does not toggle the watchdog input (WDI) within 1.6s, the watchdog output (WDO) goes low (Figure 4). If the reset signal is asserted, the watchdog timer will be reset to zero and disabled. As soon as reset is released, the timer starts counting. WDI can detect pulses as narrow as 100ns with a 2.7V supply and 50ns with a 4.5V supply. The watchdog timer for the MAX706P/R/S/T cannot be disabled. The watchdog timer for the MAX706AP/AR/AS/AT operates similarly to the MAX706P/R/S/T. However, the watchdog timer for the MAX706AP/AR/AS/AT disables when the WDI input is left open or connected to a tri-state output in its highimpedance state and with a leakage current of less than 600nA. The watchdog timer can be disabled anytime, provided WDO is not asserted.




Figure 3. RESET, RESET, MR, and WDO Timing




Figure 4. MAX706AP/AR/AS/AT Watchdog Timing

 $\overline{\text{WDO}}$  can be connected to the nonmaskable interrupt (NMI) input of a  $\mu P$ . When VCC drops below the reset threshold,  $\overline{\text{WDO}}$  immediately goes low, even if the watchdog timer has not timed out (Figure 3). Normally, this would trigger an NMI, but since reset is asserted simultaneously, the NMI is overridden. The  $\overline{\text{WDO}}$  should not be connected to  $\overline{\text{RESET}}$  directly. Instead, connect  $\overline{\text{WDO}}$  to  $\overline{\text{MR}}$  to generate a reset pulse when it times out.

### **Manual Reset**

The manual reset  $(\overline{MR})$  input allows  $\overline{RESET}$  and  $\overline{RESET}$  to be activated by a pushbutton switch. The switch is effectively debounced by the 140ms minimum reset pulse width.  $\overline{MR}$  can be driven by an external logic line since it is  $\overline{TTL/CMOS}$  compatible. The minimum  $\overline{MR}$ 




Figure 5. Monitoring Both +3V/+3.3V and +12V




Figure 6. RESET Valid to GND Circuit

input pulse width is 500ns when  $V_{CC}$  = +3V and 150ns when  $V_{CC}$  = +5V. Leave  $\overline{MR}$  unconnected or connect to  $V_{CC}$  when not used.

### **Power-Fail Comparator**

The power-fail comparator can be used for various purposes because its output and noninverting input are not internally connected. The inverting input is internally connected to a 1.25V reference. The power-fail comparator has 10mV of hysteresis, which prevents repeated triggering of the power-fail output (PFO).

To build an early-warning power-failure circuit, use the power-fail comparator input (PFI) to monitor the unregulated DC supply voltage (see the *Typical Operating Circuits*). Connect the PFI to a resistive-divider network such that the voltage at PFI falls below 1.25V just before the regulator drops out. Use  $\overline{\text{PFO}}$  to interrupt the  $\mu\text{P}$  so it can prepare for an orderly power-down.

Regulated and unregulated voltages can be monitored by simply adjusting the PFI resistive-divider network values to the appropriate ratio. In addition, the reset signal can be asserted at voltages other that VCC reset threshold, as shown in Figure 5. Connect PFO to MR to initiate a reset pulse when the 12V supply drops below a user-specified threshold (11V in this example) or when VCC falls below the reset threshold.

### Operation with +3V and +5V Supplies

The MAX706P/R/S/T, the MAX706AP/AR/AS/AT, and the MAX708R/S/T provide voltage monitoring at the reset threshold (2.63V to 3.08V) when powered from either +3V or +5V. These devices are ideal in portable-instrument applications where power can be supplied from either a +3V battery or an AC-DC wall adapter that generates +5V (a +5V supply allows a µP or a microcontroller to run faster than a +3V supply). With a +3V supply, these ICs consume less power, but output drive capability is reduced, the MR to RESET delay time increases, and the MR minimum pulse width increases. The *Electrical Characteristics* table provides specifications for operation with both +3V and +5V supplies.

### Ensuring a Valid RESET Output Down to Vcc = 0V

When VCC falls below 1V, the MAX706R/S/T, MAX706AR/AS/AT, and MAX708R/S/T RESET output no longer sinks current; it becomes an open circuit. High-impedance, CMOS logic inputs can drift to undetermined voltages if left as open circuit. If a pulldown resistor is added to the RESET pin , as shown in Figure 6, any stray charge or leakage current will flow to ground, holding RESET low. Resistor value R is not critical, but it should not load RESET and should be small enough to pull RESET and the input it is driving to ground. 100k $\Omega$  is suggested for R1.

# \_Applications Information

### Adding Hysteresis to the Power-Fail Comparator

Hysteresis adds a noise margin to the power-fail comparator and prevents repeated triggering of the PFO when V<sub>IN</sub> is near the power-fail comparator trip point. Figure 7 shows how to add hysteresis to the power-fail comparator. Select the ratio of R1 and R2 such that PFI




Figure 7. Adding Hysteresis to the Power-Fail Comparator




Figure 8. Monitoring a Negative Voltage

sees 1.25V when V<sub>IN</sub> falls to the desired trip point (V<sub>TRIP</sub>). Resistor R3 adds hysteresis. R3 will typically be an order of magnitude greater than R1 and R2. The current through R1 and R2 should be at least 1µA to ensure that the 25nA (max) PFI input current does not shift the trip point significantly. R3 should be larger than  $10 k\Omega$  to prevent it from loading down the  $\overline{PFO}$  pin. Capacitor C1 adds noise rejection.

### **Monitoring a Negative Voltage**

The power-fail comparator can be used to monitor a negative supply voltage using the circuit of Figure 8. When the negative supply is valid, PFO is low. When the negative supply voltage drops, PFO goes high. This circuit's accuracy is affected by the PFI threshold tolerance, the VCC voltage, and resistors R1 and R2.

### **Bypassing Vcc**

For noisy systems, bypass VCC with a  $0.1\mu F$  capacitor to GND.

# **Ordering Information (continued)**

PART†	TEMP RANGE	PIN- PACKAGE	PKG CODE
MAX706PEUA	-40°C to +85°C	8 µMAX	U8-1
MAX706PMJA	-55°C to +125°C	8 CERDIP*	J8-2
MAX706RCPA	0°C to +70°C	8 Plastic Dip	P8-1
MAX706RCSA	0°C to +70°C	8 SO	S8-2
MAX706RCUA	0°C to +70°C	8 µMAX	U8-1
MAX706REPA	-40°C to +85°C	8 Plastic Dip	P8-1
MAX706RESA	-40°C to +85°C	8 SO	S8-2
MAX706REUA	-40°C to +85°C	8 µMAX	U8-1
MAX706RMJA	-55°C to +125°C	8 CERDIP*	J8-2
MAX706SCPA	0°C to +70°C	8 Plastic Dip	P8-1
MAX706SCSA	0°C to +70°C	8 SO	S8-2
MAX706SCUA	0°C to +70°C	8 µMAX	U8-1
MAX706SEPA	-40°C to +85°C	8 Plastic Dip	P8-1
MAX706SESA	-40°C to +85°C	8 SO	S8-2
MAX706SEUA	-40°C to +85°C	8 µMAX	U8-1
MAX706SMJA	-55°C to +125°C	8 CERDIP*	J8-2
MAX706TCPA	0°C to +70°C	8 Plastic Dip	P8-1
MAX706TCSA	0°C to +70°C	8 SO	S8-2
MAX706TCUA	0°C to +70°C	8 µMAX	U8-1
MAX706TEPA	-40°C to +85°C	8 Plastic Dip	P8-1
MAX706TESA	-40°C to +85°C	8 SO	S8-2
MAX706TEUA	-40°C to +85°C	8 µMAX	U8-1
MAX706TMJA	-55°C to +125°C	8 CERDIP*	J8-2
MAX706APEPA	-40°C to +85°C	8 Plastic Dip	P8-1
MAX706APESA	-40°C to +85°C	8 SO	S8-2
MAX706APEUA	-40°C to +85°C	8 µMAX	U8-1
MAX706AREPA	-40°C to +85°C	8 Plastic Dip	P8-1
MAX706ARESA	-40°C to +85°C	8 SO	S8-2
MAX706AREUA	-40°C to +85°C	8µMAX	U8-1
MAX706ASEPA	-40°C to +85°C	8 Plastic Dip	P8-1

PART†	TEMP RANGE	PIN- PACKAGE	PKG CODE
MAX706ASESA	-40°C to +85°C	8 SO	S8-2
MAX706ASEUA	-40°C to +85°C	8 µMAX	U8-1
MAX706ATEPA	-40°C to +85°C	8 Plastic Dip	P8-1
MAX706ATESA	-40°C to +85°C	8 SO	S8-2
MAX706ATEUA	-40°C to +85°C	8 µMAX	U8-1
MAX708RCPA	0°C to +70°C	8 Plastic Dip	P8-1
MAX708RCSA	0°C to +70°C	8 SO	S8-2
MAX708RCUA	0°C to +70°C	8 µMAX	U8-1
MAX708REPA	-40°C to +85°C	8 Plastic Dip	P8-1
MAX708RESA	-40°C to +85°C	8 SO	S8-2
MAX708REUA	-40°C to +85°C	8 µMAX	U8-1
MAX708RMJA	-55°C to +125°C	8 CERDIP*	J8-2
MAX708SCPA	0°C to +70°C	8 Plastic Dip	P8-1
MAX708SCSA	0°C to +70°C	8 SO	S8-2
MAX708SCUA	0°C to +70°C	8 µMAX	U8-1
MAX708SEPA	-40°C to +85°C	8 Plastic Dip	P8-1
MAX708SESA	-40°C to +85°C	8 SO	S8-2
MAX708SEUA	-40°C to +85°C	8 µMAX	U8-1
MAX708SMJA	-55°C to +125°C	8 CERDIP*	J8-2
MAX708TCPA	0°C to +70°C	8 Plastic Dip	P8-1
MAX708TCSA	0°C to +70°C	8 SO	S8-2
MAX708TCUA	0°C to +70°C	8 µMAX	U8-1
MAX708TEPA	-40°C to +85°C	8 Plastic Dip	P8-1
MAX708TESA	-40°C to +85°C	8 SO	S8-2
MAX708TEUA	-40°C to +85°C	8 µMAX	U8-1
MAX708TMJA	-55°C to +125°C	8 CERDIP*	J8-2

<sup>&</sup>lt;sup>†</sup>SO, μMAX, and PDIP packages are available in lead-free. \*Contact factory for availability and processing to MIL-STD-883.


\*\*Future product—contact factory for availability.

**Chip Information** 

PROCESS: CMOS

### Pin Configurations TOP VIEW MR 1 $\overline{\text{WDO}}$ 8 MIXIM 2 RESET $V_{CC}$ MAX706P GND 3 6 WDI MAX706AP PFI 4 5 PFO DIP/SO 8 WD0 MR 1 RESET V<sub>CC</sub> 2 7 MAX706R/S/T MAX706AR/AS/AT 6 GND 3 WDI PFI 4 5 PFO DIP/SO 8 RESET MR 1 $V_{\text{CC}}$ 2 MIXIM RESET MAX708R/S/T 3 6 N.C. GND PFI 4 5 PFO DIP/SO (RESET) RESET WDI MIXKN WDO 2 MAX706P/R/S/T MAX706AP/AR/ PF0 MR 3 6 PFI AS/AT V<sub>CC</sub> 4 5 GND $\mu$ MAX RESET 8 N.C. MIXIM PFO 7 RESET MAX708R/S/T $\overline{\mathsf{MR}}$ 3 6 PFI V<sub>CC</sub> 4 5 GND $\mu$ MAX


# Typical Operating Circuits\_ (continued)



( ) ARE FOR MAX706P/AP ONLY.


# **Package Information**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)




# **Package Information (continued)**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)




# Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)



# **Package Information (continued)**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.