August 1999

🗙 National Semiconductor

LMV331 Single / LMV393 Dual / LMV339 Quad General Purpose, Low Voltage, TinyPack Comparators

General Description

The LMV393 and LMV339 are low voltage (2.7-5V) versions of the dual and quad comparators, LM393/339, which are specified at 5-30V. The LMV331 is the single version, which is available in space saving SC70-5 and SOT23-5 packages. SC70-5 is approximately half the size of SOT23-5.

The LMV393 is available in 8-pin SOIC and 8-pin MSOP. The LMV339 is available in 14-pin SOIC and 14-pin TSSOP.

The LMV331/393/339 is the most cost-effective solution where space, low voltage, low power and price are the primary specification in circuit design for portable consumer products. They offer specifications that meet or exceed the familiar LM393/339 at a fraction of the supply current.

The chips are built with National's advanced Submicron Silicon-Gate BiCMOS process. The LMV331/393/339 have bipolar input and output stages for improved noise performance.

Features

(For 5V Supply, Typical Unless Otherwise Noted)

- Space Saving SC70-5 Package (2.0 x 2.1 x 1.0 mm)
- Space Saving SOT23-5 Package (3.00 x 3.01 x 1.43 mm)
- Guaranteed 2.7V and 5V Performance
- Industrial Temperature Range -40°C to +85°C
- Low Supply Current 60µA/Channel
- Input Common Mode Voltage Range Includes Ground
- 200 mV Low Output Saturation Voltage

Applications

- Mobile Communications
- Notebooks and PDA's
- Battery Powered Electronics
- General Purpose Portable Device
- General Purpose Low Voltage Applications



	Temperature Range	Packaging	Transport	NSC	
Package	Industrial –40°C to +85°C	Marking	Media	Drawing	
5-pin SC70-5	LMV331M7	C13	1k Units Tape and Reel	MAA05	
	LMV331M7X	C13	3k Units Tape and Reel		
5-pin SOT23-5	LMV331M5	C12	1k Units Tape and Reel	MA05B	
	LMV331M5X	C12	3k Units Tape and Reel		
8-pin Small Outline	LMV393M	LMV393M	Rails	M08A	
	LMV393MX	LMV393M	2.5k Units Tape and Reel		
8-pin MSOP	LMV393MM	LMV393	1k UnitsTape and Reel	MUA08A	
	LMV393MMX	LMV393	3.5k Units Tape and Reel		
14-pin Small Outline	LMV339M	LMV339M	Rails	M14A	
	LMV339MX	LMV339M	2.5k Units Tape and Reel		
14-pin TSSOP	LMV339MT	LMV339MT	Rails	MTC14	
	LMV339MTX	LMV339MT	2.5k Units Tape and Reel	MTC14	

· ·

Absolute Maximum Ratings (Note 1)

ESD Tolerance (Note 2) Human Body Model

Voltage on any pin

(referred to V⁻ pin) Soldering Information

Storage Temp. Range

Junction Temperature (Note 3)

LMV331/ 393/ 339

Machine Model LMV331/339/393

Infrared or Convection (20 sec)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Differential Input Voltage ± Supply Voltage

Operating Ratings(Note 1)

Supply Voltage	2.7V to 5.0V
Temperature Range	
LMV393, LMV339, LMV331	$-40^{\circ}C \le T_{J} \le +85^{\circ}C$
Thermal Resistance (θ_{1A})	
M Package, 8-pin Surface Mount	190°C/W
M Package, 14-pin Surface Mount	145°C/W
MTC Package, 14-pin TSSOP	155°C/W
MAA05 Package, 5-pin SC70-5	478°C/W
M05A Package 5 -pin SOT23-5	265°C/W
MM Package, 8-pin Mini Surface Mount	235°C/W

2.7V DC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}C$, V+ = 2.7V, V- = 0V. **Boldface** limits apply at the temperature extremes.

800V

120V

5.5V

235°C

150°C

–65°C to +150°C

Symbol	Parameter	Conditions	Typ (Note 4)	LMV331/ 393/339 Limit (Note 5)	Units
V _{os}	Input Offset Voltage		1.7	7	mV max
TCV _{os}	Input Offset Voltage Average Drift		5		µV/°C
Ι _Β	Input Bias Current		10	250 400	nA max
I _{OS}	Input Offset Current		5	50 150	nA max
V _{CM}	Input Voltage Range		-0.1		V
			2.0		V
V _{SAT}	Saturation Voltage	I _{sink} ≤ 1mA	200		mV
lo	Output Sink Current	V _O ≤ 1.5V	23	5	mA min
I _s	Supply Current	LMV331	40	100	µA max
		LMV393 Both Comparators	70	140	µA max
		LMV339 All four Comparators	140	200	µA max
	Output Leakage Current		.003	1	µA max

2.7V AC Electrical Characteristics

 $T_J = 25^{\circ}C$, V+ = 2.7V, $R_L = 5.1 \text{ k}\Omega$, V- = 0V.

Symbol	Parameter	Conditions	Typ (Note 4)	Units
t _{PHL}	Propagation Delay (High to Low)	Input Overdrive =10 mV	1000	ns
		Input Overdrive =100 mV	350	ns
t _{PLH}	Propagation Delay (Low to High)	Input Overdrive =10 mV	500	ns
		Input Overdrive =100 mV	400	ns

Symbol	Parameter	Conditions	Typ (Note 4)	LMV331/ 393/339 Limit (Note 5)	Units
V _{os}	Input Offset Voltage		1.7	7 9	mV max
TCV _{OS}	Input Offset Voltage Average Drift		5		μV/°C
IB	Input Bias Current		25	250 400	nA max
l _{os}	Input Offset Current		2	50 150	nA max
V _{CM}	Input Voltage Range		-0.1		V
			4.2		V
Av	Voltage Gain		50	20	V/mV mir
V _{sat}	Saturation Voltage	$I_{sink} \le 4 \text{ mA}$	200	400 700	mV max
lo	Output Sink Current	$V_{O} \le 1.5V$	84	10	mA
Is	Supply Current	LMV331	60	120 150	µA max
		LMV393 Both Comparators	100	200 250	µA max
		LMV339 All four Comparators	170	300 350	µA max
	Output Leakage Current		.003	1	µA max

5V AC Electrical Characteristics

 $T_{1} = 25^{\circ}C$, V = 5V, $R_{1} = 5.1 \text{ k}\Omega$, V = 0V.

. .

Symbol	Parameter	Conditions	Typ (Note 4)	Units
t _{PHL}	Propagation Delay (High to Low)	Input Overdrive =10 mV	600	ns
		Input Overdrive =100 mV	200	ns
t _{PLH}	Propagation Delay (Low to High)	Input Overdrive =10 mV	450	ns
		Input Overdrive =100 mV	300	ns

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical characteristics. Note 2: : Human body model, $1.5k\Omega$ in series with 100 pF. Machine model, 200Ω in series with 100 pF.

Note 3: The maximum power dissipation is a function of $T_{J(max)}$, θ_{JA} , and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(max)} - T_A)/\theta_{JA}$. All numbers apply for packages soldered directly into a PC board.

Note 4: Typical Values represent the most likely parametric norm.

Note 5: All limits are guaranteed by testing or statistical analysis.





6

Application Circuits

Basic Comparator

A basic comparator circuit is used for converting analog signals to a digital output. The LMV331/393/339 have an open-collector output stage, which requires a pull-up resistor to a positive supply voltage for the output to switch properly. When the internal output transistor is off, the output voltage will be pulled up to the external positive voltage.

The output pull-up resistor should be chosen high enough so as to avoid excessive power dissipation yet low enough to supply enough drive to switch whatever load circuitry is used on the comparator output. On the LMV331/393/339 the pull-up resistor should range between 1k to $10 k \Omega.$

The comparator compares the input voltage (V_{in}) at the non-inverting pin to the reference voltage (V_{ref}) at the inverting pin. If V_{in} is less than V_{ref}, the output voltage (V_o) is at the saturation voltage. On the other hand, if V_{in} is greater than V_{ref}, the output voltage (V_o) is at V_{cc}.



Comparator with Hysteresis

The basic comparator configuration may oscillate or produce a noisy output if the applied differential input voltage is near the comparator's offset voltage. This usually happens when the input signal is moving very slowly across the comparator's switching threshold. This problem can be prevented by the addition of hysteresis or positive feedback.

Inverting Comparator with Hysteresis

The inverting comparator with hysteresis requires a three resistor network that are referenced to the supply voltage V_{cc} of the comparator. When Vin at the inverting input is less than V_a , the voltage at the non-inverting node of the comparator ($V_{in} < V_a$), the output voltage is high (for simplicity assume V_o switches as high as V_{cc}). The three network resistors can be represented as $R_1//R_3$ in series with R_2 . The lower input trip voltage V_{a1} is defined as

$$V_{a_1} = \frac{V_{CC} R_2}{(R_1 || R_3) + R_2}$$

When V_{in} is greater than Va (V_{in} V_a), the output voltage is low very close to ground. In this case the three network resistors can be presented as $R_2//R_3$ in series with R_1 . The upper trip voltage V_{a2} is defined as

$$V_{a2} = \frac{V_{CC}(R_2 / / R_3)}{R_1 + (R_2 / / R_3)}$$

The total hysteresis provided by the network is defined as

$$\Delta V_a = V_{a1} - V_{a2}$$

To assure that the comparator will always switch fully to $V_{\rm cc}$ and not be pulled down by the load the resistors values should be chosen as follow:

 $R_{pull-up} << R_{load}$ and $R_1 > R_{pull-up}$.



FIGURE 2. Inverting Comparator with Hysteresis

Non-Inverting Comparator with Hysteresis

Non inverting comparator with hysteresis requires a two resistor network, and a voltage reference (V_{ref}) at the inverting input. When V_{in} is low, the output is also low. For the output to switch from low to high, V_{in} must rise up to V_{in1} where V_{in1} is calculated by

$$V_{in1} = \frac{V_{ref}(R_1 + R_2)}{R_2}$$

When V_{in} is high, the output is also high, to make the comparator switch back to it's low state, V_{in} must equal V_{ref} before V_a will again equal V_{ref} . V_{in} can be calculated by:

$$V_{in2} = \frac{V_{ref}(R_1 + R_2) - V_{CC}R_1}{R_2}$$

The hysteresis of this circuit is the difference between V_{in1} and V_{in2} .

$$\Delta V_{in} = V_{cc} R_1 / R_2$$



٧o

1.675

3.325 ViN

DS100080-23

 $\oint V_A = V_{REF}$

ξ

R2

= V_{REF}

¶ ₹ } ٧٨

VIN 2

81

Application Circuits (Continued)

Square Wave Oscillator

Comparators are ideal for oscillator applications. This square wave generator uses the minimum number of components. The output frequency is set by the RC time constant of the capacitor C_1 and the resistor in the negative feedback R_4 . The maximum frequency is limited only by the large signal propagation delay of the comparator in addition to any capacitive loading at the output, which would degrade the output slew rate.



FIGURE 5. Squarewave Oscillator

DS100080-24

time

To analyze the circuit, assume that the output is initially high. For this to be true, the voltage at the inverting input V_c has to be less than the voltage at the non-inverting input Va. For Va to be low, the capacitor C1 has to be discharged and will charge up through the negative feedback resistor R_4 . When it has charged up to value equal to the voltage at the positive input V_{a1}, the comparator output will switch. V_{a1} will be given by:

$$V_{a1} = \frac{V_{CC} R_2}{R_2 + (R_1 / / R_2)}$$

If:

Then:

Wher

$$R_1 = R_2 = R_2$$

$$V_{a1} = 2V_{cc}/3$$

When the output switches to ground, the value of V_a is reduced by the hysteresis network to a value given by:

$$V_{a2} = V_{cc}/3$$

Capacitor C1 must now discharge through R4 towards ground. The output will return to its high state when the voltage across the capacitor has discharged to a value equal to V_{a2}.

For the circuit shown, the period for one cycle of oscillation will be twice the time it takes for a single RC circuit to charge up to one half of its final value. The time to charge the capacitor can be calculated from

$$V_{max} e^{\frac{-1}{RC}}$$

Where V_{max} is the max applied potential across the capacitor = $(2V_{cc}/3)$

and $V_{\rm C}$ = Vmax/2 = $V_{\rm CC}/3$

One period will be given by:

1/freg = 2tor calculating the exponential gives:

 $V_{\rm C} =$

1/freq = 2(0.694) R₄ C₁

Resistors R_3 and R_4 must be at least two times larger than R_5 to insure that V_o will go all the way up to V_{cc} in the high state. The frequency stability of this circuit should strictly be a function of the external components.

Free Running Multivibrator

A simple yet very stable oscillator that generates a clock for slower digital systems can be obtained by using a resonator as the feedback element. It is similar to the free running multivibrator, except that the positive feedback is obtained through a quartz crystal. The circuit oscillates when the transmission through the crystal is at a maximum, so the crystal in its series-resonant mode.

The value of R1 and R2 are equal so that the comparator will switch symmetrically about +V_{cc}/2. The RC constant of R₃ and C1 is set to be several times greater than the period of the oscillating frequency, insuring a 50% duty cycle by maintaining a DC voltage at the inverting input equal to the absolute average of the output waveform.

When specifying the crystal, be sure to order series resonant with the desired temperature coefficient



Application Circuits (Continued)

Pulse generator with variable duty cycle:

The pulse generator with variable duty cycle is just a minor modification of the basic square wave generator. Providing a separate charge and discharge path for capacitor C₁ generates a variable duty cycle. One path, through R₂ and D₂ will charge the capacitor and set the pulse width (t₁). The other path, R₁ and D₁ will discharge the capacitor and set the time between pulses (t₂).

By varying resistor R₁, the time between pulses of the generator can be changed without changing the pulse width. Similarly, by varying R₂, the pulse width will be altered without affecting the time between pulses. Both controls will change the frequency of the generator. The pulse width and time between pulses can be found from:



$$V_1 = V_{max} \left(1 - e^{-t_1/R_4 C_1} \right) \text{ rise time}$$

$$V_1 = V_{max} e^{-t_2/R_5 C_1} \text{ fall time}$$

Where

а

nd
$$V_1 = \frac{V_{max}}{3} = \frac{V_{cc}}{3}$$

max

Which gives

$$\frac{1}{2} = e^{-t_1/R_4C_1}$$

$$_2$$
 is then given by:
 $\frac{1}{2} = e^{-t_2/R_5C}$

Solving these equations for t_1 and t_2 $t_1 = R_4 C_1 ln2 \\ t_2 = R_5 C_1 ln2$

These terms will have a slight error due to the fact that V_{max} is not exactly equal to 2/3 V_{CC} but is actually reduced by the diode drop to:

$$V_{max} = \frac{2}{3} (V_{CC} - V_{BE})$$
$$\frac{1}{2(1 - V_{BE})} = e^{-t_1/R_4C_1}$$
$$\frac{1}{2(1 - V_{BE})} = e^{-t_2/R_5C_1}$$

Positive Peak Detector:

Positive peak detector is basically the comparator operated as a unit gain follower with a large holding capacitor from the output to ground. Additional transistor is added to the output to provide a low impedance current source. When the output of the comparator goes high, current is passed through the transistor to charge up the capacitor. The only discharge path will be the 1M ohm resistor shunting C1 and any load that is connected to the output. The decay time can be altered simply by changing the 1M ohm resistor. The output should be used through a high impedance follower to a avoid loading the output of the peak detector.



FIGURE 8. Positive Peak Detector

Negative Peak Detector:

For the negative detector, the output transistor of the comparator acts as a low impedance current sink. The only discharge path will be the 1 M Ω resistor and any load impedance used. Decay time is changed by varying the 1 M Ω resistor



www.national.com

t

Application Circuits (Continued)

Driving CMOS and TTL

The comparator's output is capable of driving CMOS and TTL Logic circuits.



FIGURE 10. Driving CMOS



FIGURE 11. Driving TTL

AND Gates

The comparator can be used as three input AND gate. The operation of the gate is as follow:

The resistor divider at the inverting input establishes a reference voltage at that node. The non-inverting input is the sum of the voltages at the inputs divided by the voltage dividers. The output will go high only when all three inputs are high, casing the voltage at the non-inverting input to go above that at inverting input. The circuit values shown work for a "0" equal to ground and a "1" equal to 5V.

The resistor values can be altered if different logic levels are desired. If more inputs are required, diodes are recommended to improve the voltage margin when all but one of the inputs are high.



OR Gates

A three input OR gate is achieved from the basic AND gate simply by increasing the resistor value connected from the inverting input to $\rm V_{ccr}$ thereby reducing the reference voltage.

A logic "1" at any of the inputs will produce a logic "1" at the output.



FIGURE 13. OR Gate

ORing the Output

By the inherit nature of an open collector comparator, the outputs of several comparators can be tied together with a pull up resistor to V_{cc}. If one or more of the comparators outputs goes low, the output V_o will go low.





SOT-23-5 Tape and Reel Specification

TAPE FORMAT

Tape Section	# Cavities	Cavity Status	Cover Tape Status
Leader	0 (min)	Empty	Sealed
(Start End)	75 (min)	Empty	Sealed
Carrier	3000	Filled	Sealed
	250	Filled	Sealed
Trailer	125 (min)	Empty	Sealed
(Hub End)	0 (min)	Empty	Sealed

















National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.