

January 1993 Revised September 2003

### 74LVX4245

## 8-Bit Dual Supply Translating Transceiver with 3-STATE Outputs

### **General Description**

The LVX4245 is a dual-supply, 8-bit translating transceiver that is designed to interface between a 5V bus and a 3V bus in a mixed 3V/5V supply environment. The Transmit/ Receive  $(T/\overline{R})$  input determines the direction of data flow. Transmit (active-HIGH) enables data from A Ports to B Ports; Receive (active-LOW) enables data from B Ports to A Ports. The Output Enable input, when HIGH, disables both A and B Ports by placing them in a high impedance condition. The A Port interfaces with the 5V bus; the B Port interfaces with the 3V bus.

The LVX4245 is suitable for mixed voltage applications such as laptop computers using 3.3V CPU's and 5V LCD displays.

### **Features**


- Bidirectional interface between 5V and 3V buses
- Control inputs compatible with TTL level
- 5V data flow at A Port and 3V data flow at B Port
- Outputs source/sink 24 mA at 5V bus; 12 mA at 3V bus
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Implements patented EMI reduction circuitry
- Functionally compatible with the 74 series 245

### **Ordering Code:**

Order Number	Package Number	Package Description
74LVX4245WM	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74LVX4245QSC	MQA24	24-Lead Quarter Size Outline Package (QSOP), JEDEC MO-137, 0.150" Wide
74LVX4245MTC	MTC24	24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

### **Logic Symbol**



### **Connection Diagram**



### **Pin Descriptions**

Pin Names	Description
ŌĒ	Output Enable Input
T/R	Transmit/Receive Input
$A_0 - A_7$	Side A Inputs or 3-STATE Outputs
B <sub>0</sub> -B <sub>7</sub>	Side B Inputs or 3-STATE Outputs

### **Truth Table**

Inp	uts	Outputs
OE T/R		
L	L	Bus B Data to Bus A
L	Н	Bus A Data to Bus B
н х		HIGH-Z State

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

# Logic Diagram OE T/R B<sub>2</sub> B<sub>3</sub> B<sub>4</sub> B<sub>5</sub> B<sub>6</sub> B<sub>7</sub>

8 ns/V

### **Absolute Maximum Ratings**(Note 1)

 $\label{eq:supply Voltage VCCA} \begin{tabular}{lll} Supply Voltage (V_{CCA}, V_{CCB}) & -0.5V to +7.0V \\ DC Input Voltage (V_I) @ \overline{OE}, T/\overline{R} & -0.5V to V_{CCA} + 0.5V \\ \end{tabular}$ 

DC Input/Output Voltage ( $V_{I/O}$ )

DC Input Diode Current (I<sub>IN</sub>)

(I<sub>O</sub>)
DC V<sub>CC</sub> or Ground Current

per Output Pin ( $I_{CC}$  or  $I_{GND}$ )  $\pm 50$  mA and Max Current @  $I_{CCA}$   $\pm 200$  mA

@ I<sub>CCB</sub>
Storage Temperature Range

 $(T_{STG})$   $-65^{\circ}C$  to  $+150^{\circ}C$ 

DC Latch-Up Source or

Sink Current ±300 mA

# Recommended Operating Conditions (Note 2)

Supply Voltage

 $\pm 50~\text{mA}$ 

±100 mA

 $\begin{array}{ccc} V_{CCA} & 4.5 \text{V to } 5.5 \text{V} \\ V_{CCB} & 2.7 \text{V to } 3.6 \text{V} \\ \text{Input Voltage (V_i) @ $\overline{\text{OE}}$, $T/\overline{\text{R}}$} & 0 \text{V to $V_{CCA}$} \end{array}$ 

Input/Output Voltage (V<sub>I/O</sub>)

Minimum Input Edge Rate ( $\Delta t/\Delta V$ )

 $\rm V_{IN}$  from 30% to 70% of  $\rm V_{CC}$ 

V<sub>CC</sub> @ 3.0V, 4.5V, 5.5V

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: Unused inputs must he held HIGH or LOW. They may not float.

### **DC Electrical Characteristics**

Symbol	Parameter		V <sub>CCA</sub>	V <sub>CCB</sub>	T <sub>A</sub> +	25°C	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	Units	Conditions
Syllibol	Fair	ameter	(V)	(V)	Тур	Guaranteed Limits		Units	Conditions
V <sub>IHA</sub>	Minimum	$A_n$ , $T/\overline{R}$ ,	5.5	3.3		2.0	2.0		V <sub>OUT</sub> ≤ 0.1V or
	HIGH Level	OE	4.5	3.3		2.0	2.0	V	$\geq$ V <sub>CC</sub> $-$ 0.1V
V <sub>IHB</sub>	Input Voltage	B <sub>n</sub>	5.0	3.6		2.0	2.0	V	
			5.0	2.7		2.0	2.0		
V <sub>ILA</sub>	Maximum	A <sub>n</sub> , T/R̄,	5.5	3.3		0.8	0.8		V <sub>OUT</sub> ≤ 0.1V or
	LOW Level	OE	4.5	3.3		0.8	0.8	V	$\geq$ V <sub>CC</sub> $-0.1$ V
V <sub>ILB</sub>	Input Voltage	B <sub>n</sub>	5.0	2.7		0.8	0.8	V	
			5.0	3.6		0.8	0.8		
V <sub>ОНА</sub>	Minimum HIGH	Level	4.5	3.0	4.5	4.4	4.4	V	$I_{OUT} = -100  \mu A$
	Output Voltage		4.5	3.0	4.25	3.86	3.76	V	$I_{OH} = -24 \text{ mA}$
V <sub>ОНВ</sub>			4.5	3.0	2.99	2.9	2.9		$I_{OUT} = -100 \mu A$
			4.5	3.0	2.8	2.4	2.4	V	$I_{OH} = -12 \text{ mA}$
			4.5	2.7	2.5	2.4	2.4		$I_{OL} = -8 \text{ mA}$
/ <sub>OLA</sub>	Maximum LOW	Level	4.5	3.0	0.002	0.1	0.1	V	I <sub>OUT</sub> =100 μA
	Output Voltage		4.5	3.0	0.18	0.36	0.44		$I_{OL} = 24 \text{ mA}$
V <sub>OLB</sub>			4.5	3.0	0.002	0.1	0.1		$I_{OUT} = 100  \mu A$
			4.5	3.0	0.1	0.31	0.4	V	$I_{OL} = 12 \text{ mA}$
			4.5	2.7	0.1	0.31	0.4		$I_{OL} = 8 \text{ mA}$
IN	Maximum Input								$V_I = V_{CCA}$ , GND
	Leakage Curren	t	5.5	3.6		±0.1	±1.0	μΑ	
	@ OE, T/R								
OZA	Maximum 3-STA	ΤE							$V_I = V_{IL}, V_{IH}$
	Output Leakage		5.5	3.6		±0.5	±5.0	μΑ	$\overline{OE} = V_{CCA}$
	@ A <sub>n</sub>								$V_O = V_{CCA}$ , GND
OZB	Maximum 3-STA								$V_I = V_{IL}, V_{IH}$
	Output Leakage		5.5	3.6		±0.5	±5.0	μΑ	$\overline{OE} = V_{CCA}$
	@ B <sub>n</sub>								$V_O = V_{CCB}$ , GND
71 <sup>CC</sup>	Maximum I <sub>CCT</sub> /I	nput	5.5	3.6	1.0	1.35	1.5	mA	$V_{I} = V_{CCA} - 2.1V$
	@ A <sub>n</sub> , T/R, OE								
	Input @ B <sub>n</sub>		5.5	3.6		0.35	0.5	mA	$V_I = V_{CCB} - 0.6V$

### DC Electrical Characteristics (Continued)

Symbol	Parameter	V <sub>CCA</sub>	V <sub>CCB</sub>	T <sub>A</sub> +	-25°C	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	Units	Conditions	
Cymbol	T di dillotoi	(V)	(V)	Тур	Gua	aranteed Limits	Oille		
I <sub>CCA</sub>	Quiescent V <sub>CCA</sub>							$A_n = V_{CCA}$ or GND	
	Supply Current	5.5	3.6		8	80	μΑ	$B_n = V_{CCB}$ or GND,	
								$\overline{OE} = \overline{GND} \ \overline{T/R} = \overline{GND}$	
I <sub>CCB</sub>	Quiescent V <sub>CCB</sub>							$A_n = V_{CCA}$ or GND	
	Supply Current	5.5	3.6		5	50	μΑ	$B_n = V_{CCB}$ or GND,	
								$\overline{OE} = GND T/\overline{R} = V_{CCA}$	
V <sub>OLPA</sub>	Quiet Output Maximum	5.0	3.3		1.5		V	(Note 4)(Note 5)	
$V_{OLPB}$	Dynamic V <sub>OL</sub>	5.0	3.3		0.8		V		
V <sub>OLVA</sub>	Quiet Output Minimum	5.0	3.3		-1.2		V	(Note 4)(Note 5)	
$V_{OLVB}$	Dynamic V <sub>OL</sub>	5.0	3.3		-0.8		\ \		
V <sub>IHDA</sub>	Minimum HIGH Level	5.0	3.3		2.0		V	(Note 4)(Note 6)	
$V_{IHDB}$	Dynamic Input Voltage	5.0	3.3		2.0		\ \		
V <sub>ILDA</sub>	Maximum LOW Level	5.0	3.3		0.8		V	(Note 4)(Note 6)	
$V_{ILDB}$	Dynamic Input Voltage	5.0	3.3		0.8		٧		

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Note 4: Worst case package.

Note 5: Max number of outputs defined as (n). Data inputs are driven 0V to  $V_{CC}$  level; one output at GND.

Note 6: Max number of Data Inputs (n) switching. (n-1) inputs switching 0V to  $V_{CC}$  level. Input-under-test switching:  $V_{CC}$  level to threshold  $(V_{IHD})$ , OV to threshold  $(V_{ILD})$ , f = 1 MHz.

### **AC Electrical Characteristics**

			$T_A = +25^{\circ}C$ $C_L = 50 \text{ pF}$				$T_A = -40$ °C to +85°C $C_1 = 50$ pF		
Symbol	Parameters		<sub>:A</sub> = 5V (No		C <sub>L</sub> = 50 pF V <sub>CCA</sub> = 5V (Note 7)				Units
		V <sub>CCB</sub> = 3.3V (Note 8)			V <sub>CCB</sub> = 3.3V (Note 8)		$V_{CCB} = 2.7V$		
		Min	Тур	Max	Min	Max	Min	Max	
t <sub>PHL</sub>	Propagation Delay	1.0	5.1	8.5	1.0	9.0	1.0	10.0	ns
t <sub>PLH</sub>	A to B	1.0	5.3	8.5	1.0	9.0	1.0	10.0	ns
t <sub>PHL</sub>	Propagation Delay	1.0	5.4	8.5	1.0	9.0	1.0	10.0	ns
t <sub>PLH</sub>	B to A	1.0	5.5	8.5	1.0	9.0	1.0	10.0	115
t <sub>PZL</sub>	Output Enable Time	1.0	6.5	10.0	1.0	10.5	1.0	11.5	
t <sub>PZH</sub>	OE to B	1.0	6.7	10.0	1.0	10.5	1.0	11.5	ns
t <sub>PZL</sub>	Output Enable Time	1.0	5.2	9.0	1.0	9.5	1.0	10.0	ns
t <sub>PZH</sub>	OE to A	1.0	5.8	9.0	1.0	9.5	1.0	10.0	115
t <sub>PHZ</sub>	Output Disable Time	1.0	6.0	9.5	1.0	10.0	1.0	10.0	ns
t <sub>PLZ</sub>	OE to B	1.0	3.3	6.5	1.0	7.0	1.0	7.5	115
t <sub>PHZ</sub>	Output Disable Time	1.0	3.9	7.0	1.0	7.5	1.0	7.5	
t <sub>PLZ</sub>	OE to A	1.0	2.9	6.5	1.0	7.0	1.0	7.5	ns
toshl	Output to Output								
t <sub>OSLH</sub>	Skew (Note 9)		1.0	1.5		1.5		1.5	ns
	Data to Output								

Note 7: Voltage Range 5.0V is  $5.0V \pm 0.5V$ .

Note 8: Voltage Range 3.3V is 3.3V  $\pm$  0.3V.

Note 9: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>). Parameter guaranteed by design.

### Capacitance


Symbol	Symbol Parameter			Units	Conditions
C <sub>IN</sub>	Input Capacitance	4.5	pF	V <sub>CC</sub> = Open	
C <sub>I/O</sub>	Input/Output	15	pF	V <sub>CCA</sub> = 5.0V	
	Capacitance				$V_{CCB} = 3.3V$
C <sub>PD</sub>	Power Dissipation B→A		55	pF	V <sub>CCA</sub> = 5.0V
	Capacitance (Note 10) A→B		40	pF	V <sub>CCB</sub> = 3.3V

Note 10: C<sub>PD</sub> is measured at 10 MHz

### 8-Bit Dual Supply Translating Transceiver

The LVX4245 is a dual supply device capable of bidirectional signal translation. This level shifting ability provides an efficient interface between low voltage CPU local bus with memory and a standard bus defined by 5V I/O levels. The device control inputs can be controlled by either the low voltage CPU and core logic or a bus arbitrator with 5V I/O levels.

Manufactured on a sub-micron CMOS process, the LVX4245 is ideal for mixed voltage applications such as notebook computers using 3.3V CPU's and 5V peripheral devices.



### **Power Up Considerations**

To insure the system does not experience unnecessary  $I_{CC}$  current draw, bus contention, or oscillations during power up, the following guidelines should be adhered to (refer to Table 1):

- Power up the control side of the device first. This is the  $\ensuremath{V_{\text{CCA}}}.$
- OE should ramp with or ahead of V<sub>CCA</sub>. This will help guard against bus contention.
- The Transmit/Receive control pin  $(T/\overline{R})$  should ramp with or ahead of  $V_{CCA}$ , this will ensure that the A Port data

pins are configured as inputs. With  $V_{CCA}$  receiving power first, the A I/O Port should be configured as inputs to help guard against bus contention and oscillations.

A side data inputs should be driven to a valid logic level.
 This will prevent excessive current draw.

The above steps will ensure that no bus contention or oscillations, and therefore no excessive current draw occurs during the power up cycling of these devices. These steps will help prevent possible damage to the translator devices and potential damage to other system components.

TABLE 1. Low Voltage Translator Power Up Sequencing Table

Device Type	V <sub>CCA</sub>	V <sub>CCB</sub>	T/R	ŌĒ	A Side I/O	B Side I/O	Floatable Pin Allowed
74LVX4245	5V (power up 1st)	3V (power up 2nd)	ramp with V <sub>CCA</sub>	ramp with V <sub>CCA</sub>	logic 0V or V <sub>CCA</sub>	outputs	No

Please reference Application Note AN-5001 for more detailed information on using Fairchild's LVX Low Voltage Dual Supply CMOS Translating Transceivers.

### **Applications: Mixed Mode Dual Supply Interface Solution**

LVX4245 is designed to solve 3V/5V interfacing issues when CMOS devices cannot tolerate I/O levels above their applied  $V_{\rm CC}$ . If an I/O pin of 3V ICs is driven by 5V ICs, the P-Channel transistor in 3V ICs will conduct causing current flow from I/O bus to the 3V power supply. The resulting high current flow can cause destruction of 3V ICs through latchup effects. To prevent this problem, a current limiting resistor is used typically under direct connection of 3V ICs and 5V ICs, but it causes speed degradation.

In a better solution, the LVX4245 configures two different output levels to handle the dual supply interface issues. The "A" port is a dedicated 5V port to interface 5V ICs. The "B" port is a dedicated port to interface 3V ICs. Figure 2 shows how LVX4245 fits into a system with 3V subsystem and 5V subsystem.

This device is also configured as an 8-bit 245 transceiver, giving the designer 3-STATE capabilities and the ability to select either bidirectional or unidirectional modes. Since the center 20 pins are also pin compatible to 74 series 245, as shown in *Figure 1*, the designer could use this device in

either a 3V system or a 5V system without any further work to re-layout the board.




FIGURE 1. LVX4245 Pin Arrangement is Compatible to 20-Pin 74 Series 245






FIGURE 2. LVX4245 Fits into a System with 3V Subsystem and 5V Subsystem





24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC24

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com