## SN54HCT573, SN74HCT573 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCLS176E - MARCH 1984 - REVISED JULY 2003

- Operating Voltage Range of 4.5 V to 5.5 V
- High-Current 3-State Outputs Drive Bus Lines Directly or Up To 15 LSTTL Loads
- Low Power Consumption, 80-μA Max I<sub>CC</sub>
- Typical t<sub>pd</sub> = 21 ns
- ±6-mA Output Drive at 5 V
- Low Input Current of 1 μA Max
- Inputs Are TTL-Voltage Compatible
- Bus-Structured Pinout


## description/ordering information

These octal transparent D-type latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. The 'HCT573 devices are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


While the latch-enable (LE) input is high, the Q outputs respond to the data (D) inputs. When LE is low, the outputs are latched to retain the data that was set up at the D inputs.

A buffered output-enable  $(\overline{OE})$  input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance

SN54HCT573 . . . J OR W PACKAGE SN74HCT573 . . . DB, DW, N, NS, OR PW PACKAGE (TOP VIEW)



## SN54HCT573 . . . FK PACKAGE (TOP VIEW)



state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

#### ORDERING INFORMATION

TA	PACKA	GE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	PDIP – N	Tube	SN74HCT573N	SN74HCT573N	
	SOIC - DW	Tube	SN74HCT573DW	HCT573	
	301C - DW	Tape and reel	SN74HCT573DWR	HC1573	
-40°C to 85°C	SOP - NS	Tape and reel	SN74HCT573NSR	HCT573	
	SSOP – DB	Tape and reel	SN74HCT573DBR	HT573	
	TSSOP – PW	Tube	SN74HCT573PW	HT573	
	1330F - FW	Tape and reel	SN74HCT573PWR	піз/з	
	CDIP – J	Tube	SNJ54HCT573J	SNJ54HCT573J	
–55°C to 125°C	CFP – W	Tube	SNJ54HCT573W	SNJ54HCT573W	
	LCCC – FK	Tube	SNJ54HCT573FK	SNJ54HCT573FK	

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



## SN54HCT573, SN74HCT573 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCLS176E - MARCH 1984 - REVISED JULY 2003


### description/ordering information (continued)

OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

## FUNCTION TABLE (each latch)

	INPUTS	OUTPUT	
OE	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Χ	$Q_0$
Н	X	Χ	Z

#### logic diagram (positive logic)



To Seven Other Channels

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) (see Note 1)	±20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> ) (see Note 1)	±20 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	
Continuous current through V <sub>CC</sub> or GND	±70 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2): DB package	
DW package	58°C/W
N package	69°C/W
NS package	60°C/W
PW package	83°C/W
Storage temperature range, T <sub>stg</sub> 6	35°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.



SCLS176E - MARCH 1984 - REVISED JULY 2003

## recommended operating conditions (see Note 3)

			SN	54HCT5	73	SN	74HCT5	73	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V	2	S	- /,	2			V
VIL	Low-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		Q	0.8			0.8	V
VI	Input voltage		0	Ć	VCC	0		Vcc	٧
٧o	Output voltage		0 <	20	VCC	0		Vcc	٧
Δt/Δν	Input transition rise/fall time	·	200		500			500	ns
TA	Operating free-air temperature	·	-55		125	-40		85	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		V	Т	A = 25°C	;	SN54H0	CT573	SN74H0	CT573	UNIT
PARAMETER	TEST CO	NDITIONS	vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
VOH	VI = VIH or VIL	$I_{OH} = -20 \mu A$	4.5 V	4.4	4.499		4.4		4.4		V
VOH	AL = AIH OL AIL	$I_{OH} = -6 \text{ mA}$	4.5 V	3.98	4.3		3.7	7	3.84	4.4 3.84 0.1 0.33 ±1000 r ±5 µ	V
Voi	VI = VIH or VIL	I <sub>OL</sub> = 20 μA	4.5 V		0.001	0.1		0.1		0.1	V
VOL	$\Lambda I = \Lambda IH \text{ or } \Lambda I\Gamma$	I <sub>OL</sub> = 6 mA	4.5 V		0.17	0.26		0.4		0.33	ı v
lį	V <sub>I</sub> = V <sub>CC</sub> or 0		5.5 V		±0.1	±100	7	±1000		±1000	nA
loz	VO = VCC or 0		5.5 V		±0.01	±0.5	2	±10		±5	μΑ
Icc	$V_I = V_{CC}$ or 0,	I <sub>O</sub> = 0	5.5 V			8	70,	160		80	μΑ
∆l <sub>CC</sub> †	One input at 0.5 \ Other inputs at 0		5.5 V		1.4	2.4	d	3		2.9	mA
Ci			4.5 V to 5.5 V		3	10		10		10	pF

<sup>†</sup> This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than 0 V or V<sub>CC</sub>.

# timing requirements over recommended operating free-air temperature range (unless otherwise noted)

		V	T <sub>A</sub> = 2	25°C	SN54H	CT573	SN74H0	CT573	UNIT	
		<b>V</b> CC 4.5 V	MIN	MAX	MIN	MAX	MIN	MAX	ONT	
T.	Pulse duration, LE high	4.5 V	20		30	7/6	25		nc	
t <sub>W</sub>	Fulse duration, LE nign	5.5 V	17		27	RE	23		ns	
	Setup time, data before LE↓	4.5 V			15,	' <i>k</i>	13			
t <sub>su</sub>	Setup time, data before LEV	5.5 V	9		14		12		ns	
<b>.</b>	Hold time, data after LE↓	4.5 V	5		5		5		ns	
t <sub>h</sub>		5.5 V	5		5		5			

## SN54HCT573, SN74HCT573 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCLS176E - MARCH 1984 - REVISED JULY 2003

# switching characteristics over recommended operating free-air temperature range, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	FROM TO		TA	√ = 25°C	;	SN54HCT573	SN74HCT573	UNIT
PARAMETER	(INPUT)	(OUTPUT)	VCC	MIN	TYP	MAX	MIN MAX	MIN MAX	UNIT
	D	Q	4.5 V		25	35	53	44	
<b>.</b>	Б	y	5.5 V		21	32	48	40	no
<sup>t</sup> pd	LE	Δην. Ο	4.5 V		28	35	53	44	ns
	LE	Any Q	5.5 V		25	32	48	40	
4		A O	4.5 V		26	35	53	44	no
<sup>t</sup> en	ŌĒ	Any Q	5.5 V		23	32	48	40	ns
<b>+</b>	<u> -</u>	Any Q	4.5 V		23	35	53	44	ns
<sup>t</sup> dis	ŌĒ	Ally Q	5.5 V		22	32	48	40	110
+.		A O	4.5 V		9	12	18	15	nc
t <sub>t</sub>		Any Q	5.5 V		9	11	16	14	ns


# switching characteristics over recommended operating free-air temperature range, $C_L$ = 150 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	Vaa	T	գ = 25°C	;	SN54HCT573	SN74HCT573	UNIT
PARAMETER	(INPUT)	(OUTPUT)	VCC	MIN	TYP	MAX	MIN MAX	MIN MAX	UNIT
	D	Q	4.5 V		32	52	79	65	
	D	3	5.5 V		27	47	71	59	20
<sup>t</sup> pd	1.5	LE Any Q	4.5 V		38	52	79	65	ns
	LE		5.5 V		36	47	71	59	
4	ŌĒ	Any O	4.5 V		33	52	79	65	no
<sup>t</sup> en	OE	Any Q	5.5 V		28	47	<b>2</b> 71	59	ns
		Any O	4.5 V		18	42	63	53	no
t <sub>t</sub>		Any Q	5.5 V		16	38	57	48	ns


## operating characteristics, T<sub>A</sub> = 25°C


	PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance per latch	No load	50	pF

#### PARAMETER MEASUREMENT INFORMATION





PARA	PARAMETER		CL	S1	S2
<b>.</b>	t <sub>PZH</sub> 50 pF				
t <sub>en</sub>	tPZL	1 K22	150 pF	Closed	Open
4	tPHZ	<b>1 k</b> Ω	50 pF	Open	Closed
<sup>t</sup> dis	tPLZ	1 K22	50 pr	Closed	Open
t <sub>pd</sub> or	t <sub>t</sub>	_	50 pF or 150 pF	Open	Open





VOLTAGE WAVEFORMS
SETUP AND HOLD AND INPUT RISE AND FALL TIMES





VOLTAGE WAVEFORMS
PROPAGATION DELAY AND OUTPUT RISE AND FALL TIMES

VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS

NOTES: A. C<sub>L</sub> includes probe and test-fixture capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub> = 6 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



## N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



## DW (R-PDSO-G20)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AC.



## **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

## 14-PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



## DB (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE

#### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

## PW (R-PDSO-G\*\*)

#### 14 PINS SHOWN

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

e
d
trol
work
d trol wo

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated