TEXAS INSTRUMENTS

Data sheet acquired from Harris Semiconductor SCHS124

January 1998

Features

- Hysteresis on Clock Inputs for Improved Noise Immunity and Increased Input Rise and Fall Times
- · Asynchronous Set and Reset
- Complementary Outputs
- Buffered Inputs
- Typical f_{MAX} = 50MHz at V_{CC} = 5V, C_L = 15pF, T_A = 25^oC
- Fanout (Over Temperature Range)
 - Standard Outputs 10 LSTTL Loads
 - Bus Driver Outputs 15 LSTTL Loads
- Wide Operating Temperature Range ... -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
 - 2V to 6V Operation
 - High Noise Immunity: N_{IL} = 30%, N_{IH} = 30% of V_{CC} at V_{CC} = 5V
- HCT Types
 - 4.5V to 5.5V Operation
 - Direct LSTTL Input Logic Compatibility, V_{IL} = 0.8V (Max), V_{IH} = 2V (Min)
 - CMOS Input Compatibility, II \leq 1µA at VOL, VOH

CD54HC74, CD74HC74, CD74HCT74

Dual D Flip-Flop with Set and Reset Positive-Edge Trigger

Description

The Harris CD54HC74, CD74HC74 and CD74HC774 utilize silicon gate CMOS technology to achieve operating speeds equivalent to LSTTL parts. They exhibit the low power consumption of standard CMOS integrated circuits, together with the ability to drive 10 LSTTL loads.

This flip-flop has independent DATA, \overline{SET} , \overline{RESET} and CLOCK inputs and Q and \overline{Q} outputs. The logic level present at the data input is transferred to the output during the positive-going transition of the clock pulse. \overline{SET} and \overline{RESET} are independent of the clock and are accomplished by a low level at the appropriate input.

The 74HCT logic family is functionally as well as pin compatible with the standard 74LS logic family.

Ordering Information

PART NUMBER	TEMP. RANGE (^o C)	PACKAGE	PKG. NO.
CD54HC74F	-55 to 125	14 Ld CERDIP	F14.3
CD74HC74E	-55 to 125	14 Ld PDIP	E14.3
CD74HCT74E	-55 to 125	14 Ld PDIP	E14.3
CD74HC74M	-55 to 125	14 Ld SOIC	M14.15
CD74HCT74M	-55 to 125	14 Ld SOIC	M14.15

NOTES:

- 1. When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.
- Die is available which meets all electrical specifications. Please contact your local sales office or Harris customer service for ordering information.

Pinout



CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures. Copyright © Harris Corporation 1998

Functional Diagram



TRUTH TABLE

	INP	UTS		OUTPUTS				
SET	RESET	СР	D	Q	Q			
L	Н	Х	Х	Н	L			
н	L	Х	Х	L	н			
L	L	Х	Х	H (Note 3)	H (Note 3)			
н	Н	\uparrow	Н	Н	L			
н	Н	↑	L	L	н			
н	Н	L	Х	Q0	<u>Q0</u>			

NOTE:

H = High Level (Steady State)

L = Low Level (Steady State)

X = Don't Care

 \uparrow = Low-to-High Transition

Q0 = the level of Q before the indicated input conditions were established.

3. This configuration is nonstable, that is, it will not persist when set and reset inputs return to their inactive (high) level.

Absolute Maximum Ratings

DC Supply Voltage, V _{CC}
For $V_{I} < -0.5V$ or $V_{I} > V_{CC} + 0.5V$ ±20mA
DC Drain Current, per Output, I _O
For -0.5V < V _O < V _{CC} + 0.5V±25mA
DC Output Diode Current, I _{OK}
For $V_0 < -0.5V$ or $V_0 > V_{CC} + 0.5V$ ±20mA
DC Output Source or Sink Current per Output Pin, IO
For $V_0 > -0.5V$ or $V_0 < V_{CC} + 0.5V$ ±25mA
DC V _{CC} or Ground Current, I _{CC} ±50mA

Operating Conditions

Temperature Range (T_A)
Supply Voltage Range, V _{CC}
HC Types
HCT Types4.5V to 5.5V
DC Input or Output Voltage, VI, VO 0V to VCC
Input Rise and Fall Time
2V
4.5V 500ns (Max)
6V

Thermal Information

θ _{JA} (^o C/W)	θ _{JC} (^o C/W)
90	-
120	-
130	55
Package or Di	e) 175 ⁰ C
Package)	150 ⁰ C
65	5 ⁰ C to 150 ⁰ C
0s)	300 ⁰ C
	90 120 130 Package or Di Package)

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

4. θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

DC Electrical Specifications

			ST ITIONS		25 ⁰ C			-40°C TO 85°C		-55°C TO 125°C									
PARAMETER	SYMBOL	V _I (V)	I _O (mA)	v _{cc} (v)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS							
HC TYPES																			
High Level Input	V _{IH}	-	-	2	1.5	-	-	1.5	-	1.5	-	V							
Voltage				4.5	3.15	-	-	3.15	-	3.15	-	V							
				6	4.2	-	-	4.2	-	4.2	-	V							
Low Level Input	VIL	-	-	2	-	-	0.5	-	0.5	-	0.5	V							
Voltage	voltage			4.5	-	-	1.35	-	1.35	-	1.35	V							
				6	-	-	1.8	-	1.8	-	1.8	V							
High Level Output	V _{OH}	V _{IH} or	-0.02	2	1.9	-	-	1.9	-	1.9	-	V							
Voltage CMOS Loads		VIL		4.5	4.4	-	-	4.4	-	4.4	-	V							
							6	5.9	-	-	5.9	-	5.9	-	V				
High Level Output														-	-	-	-	-	-
Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V							
			-5.2	6	5.48	-	-	5.34	-	5.2	-	V							
Low Level Output	V _{OL}	V _{IH} or	0.02	2	-	-	0.1	-	0.1	-	0.1	V							
Voltage CMOS Loads		VIL		4.5	-	-	0.1	-	0.1	-	0.1	V							
				6	-	-	0.1	-	0.1	-	0.1	V							
Low Level Output	7		-	-	-	-	-	-	-	-	-	V							
Voltage TTL Loads			4	4.5	-	-	0.26	-	0.33	-	0.4	V							
			5.2	6	-	-	0.26	-	0.33	-	0.4	V							
Input Leakage Current	lı	V _{CC} or GND	-	6	-	-	±0.1	-	±1	-	±1	μΑ							

	DC Electrical S	pecifications	(Continued)
--	------------------------	---------------	-------------

		TEST CONDITIONS			25 ⁰ C			-40 ⁰ C 1	O 85°C	-55°C TO 125°C		
PARAMETER	SYMBOL	V _I (V)	I _O (mA)	V _{CC} (V)	MIN	ТҮР	MAX	MIN	MAX	MIN	MAX	UNITS
Quiescent Device Current	Icc	V _{CC} or GND	0	6	-	-	4	-	40	-	80	μA
HCT TYPES	•						•					
High Level Input Voltage	V _{IH}	-	-	4.5 to 5.5	2	-	-	2	-	2	-	V
Low Level Input Voltage	V _{IL}	-	-	4.5 to 5.5	-	-	0.8	-	0.8	-	0.8	V
High Level Output Voltage CMOS Loads	V _{OH}	V _{IH} or V _{IL}	-	4.5	4.4	-	-	4.4	-	4.4	-	V
High Level Output Voltage TTL Loads			-0.02	4.5	3.98	-	-	3.84	-	3.7	-	V
Low Level Output Voltage CMOS Loads	V _{OL}	V _{IH} or V _{IL}	-4	4.5	-	-	0.1	-	0.1	-	0.1	V
Low Level Output Voltage TTL Loads			0.02	4.5	-	-	0.26	-	0.33	-	0.4	V
Input Leakage Current	lı I	V _{CC} and GND	4	5.5	-		±0.1	-	±1	-	±1	μA
Quiescent Device Current	Icc	V _{CC} or GND	0	5.5	-	-	4	-	40	-	80	μA
Additional Quiescent Device Current Per Input Pin: 1 Unit Load	∆I _{CC} (Note 5)	V _{CC} - 2.1	-	4.5 to 5.5	-	100	360	-	450	-	490	μA

NOTE:

5. For dual-supply systems theoretical worst case (V_I = 2.4V, V_{CC} = 5.5V) specification is 1.8mA.

HCT Input Loading Table

INPUT	UNIT LOADS
D	0.5
R	0.5
СР	0.7
S	0.75

NOTE: Unit Load is ΔI_{CC} limit specified in DC Electrical Specifications table, e.g., 360µA max at 25°C.

Prerequisite For Switching Specifications

		TEST V	v _{cc}		25 ⁰ C		-40 ⁰ C T	O 85°C	-55°C T	0 125 ⁰ C	
PARAMETER	SYMBOL	CONDITIONS	(V)	MIN	ТҮР	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES	-			-	-		-		-		
Data to CP Setup Time t _{SU} (Figure 5)	-	2	60	-	-	75	-	90	-	ns	
		4.5	12	-	-	15	-	18	-	ns	
			6	10	-	-	13	-	15	-	ns

		TEST	v _{cc}		25 ⁰ C		-40°C TO 85°C		-55°C TO 125°C		
PARAMETER	SYMBOL	CONDITIONS	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
Hold Time (Figure 5)	t _H	-	2	3	-	-	3	-	3	-	ns
			4.5	3	-	-	3	-	3	-	ns
			6	3	-	-	3	-	3	-	ns
Removal Time \overline{R} , \overline{S} , to CP	t _{REM}	-	2	30	-	-	40	-	45	-	ns
(Figure 5)			4.5	6	-	-	8	-	9	-	ns
			6	5	-	-	7	-	8	-	ns
Pulse Width \overline{R} , \overline{S} (Figure 1)	t _W	-	2	80	-	-	100	-	120	-	ns
			4.5	16	-	-	20	-	24	-	ns
			6	14	-	-	17	-	20	-	ns
Pulse Width CP (Figure 1)	t _W	-	2	80	-	-	100	-	120	-	ns
			4.5	16	-	-	20	-	24	-	ns
			6	14	-	-	17	-	20	-	ns
CP Frequency	f _{MAX}	-	2	6	-	-	5	-	4	-	MHz
			4.5	30	-	-	25	-	20	-	MHz
			6	35	-	-	29	-	23		MHz
HCT TYPES											
Data to CP Setup Time (Figure 6)	ts∪	-	4.5	12	-	-	15	-	18	-	ns
Hold Time (Figure 6)	tн	-	4.5	3	-	-	3	-	3	-	ns
Removal Time \overline{R} , \overline{S} , to CP (Figure 6)	^t REM	-	4.5	6	-	-	8	-	9	-	ns
Pulse Width \overline{R} , \overline{S} (Figure 2)	t _W	-	4.5	16	-	-	20	-	24	-	ns
Pulse Width CP (Figure 2)	t _W	-	4.5	18	-	-	23	-	27	-	ns
CP Frequency	f _{MAX}	-	4.5	25	-	-	20	-	16	-	MHz

Prerequisite For Switching Specifications (Continued)

Switching Specifications Input t_r, t_f = 6ns

		TEST	v _{cc}	25 ⁰ C		-40°C TO 85°C		-55°C TO 125°C			
PARAMETER	SYMBOL	CONDITIONS	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES											
Propagation Delay,	t _{PLH} , t _{PHL}	$C_L = 50 pF$	2	-	-	175	-	220	-	265	ns
CP to Q, \overline{Q} (Figure 3)		C _L = 50pF	4.5	-	-	35	-	44	-	53	ns
		C _L = 15pF	5	-	14	-	-	-	-	-	ns
		C _L = 50pF	6	-	-	30	-	37	-	45	ns
Propagation Delay,	t _{PLH} , t _{PHL}	C _L = 50pF	2	-	-	200	-	250	-	300	ns
$\overline{R}, \overline{S}$ to Q, \overline{Q} (Figure 3)		C _L = 50pF	4.5	-	-	40	-	50	-	- 265 - 53 - 45 - 300	ns
		C _L = 15pF	5	-	17	-	-	-	-	-	ns
		C _L = 50pF	6	-	-	34	-	43	-	265 53 - 45 300 60 - 51 51 110 22 19	ns
Transition Time (Figure 3)	t _{TLH} , t _{THL}	C _L = 50pF	2	-	-	75	-	95	-	110	ns
		C _L = 50pF	4.5	-	-	15	-	19	-	22	ns
		C _L = 50pF	6	-	-	13	-	16	-	19	ns
Input Capacitance	Cl	-	-	-	-	10	-	10	-	10	pF

PARAMETER	SYMBOL	TEST CONDITIONS	V _{CC} (V)	25 ⁰ C			-40°C TO 85°C		-55°C TO 125°C		
				MIN	ТҮР	MAX	MIN	MAX	MIN	MAX	UNITS
CP Frequency	f _{MAX}	CL = 15pF	5	-	50	-	-	-	-	-	MHz
Power Dissipation Capacitance (Notes 6, 7)	C _{PD}	-	5	-	25	-	-	-	-	-	pF
HCT TYPES											
Propagation Delay, CP to Q, \overline{Q} (Figure 4)	t _{PLH} , t _{PHL}	C _L = 50pF	4.5	-	-	35	-	44	-	53	ns
Propagation Delay, R, S to Q, Q (Figure 4)	t _{PHL} , t _{PLH}	CL = 50pF	4.5	-	-	40	-	50	-	60	ns
Transition Time (Figure 4)	t _{TLH} , t _{THL}	C _L = 50pF	4.5	-	-	15	-	19	-	22	ns
Input Capacitance	Cl	-	-	-	-	10	-	10	-	10	pF
CP Frequency	f _{MAX}	CL = 15pF	5	-	50	-	-	-	-	-	MHz
Power Dissipation Capacitance (Notes 6, 7)	C _{PD}	-	5	-	30	-	-	-	-	-	pF

NOTES:

6. C_{PD} is used to determine the dynamic power consumption, per flip-flop.

7. $P_D = C_{PD} V_{CC}^2 f_i + \Sigma (C_L V_{CC}^2 f_0)$ where f_i = input frequency, f_0 = output frequency, C_L = output load capacitance, V_{CC} = supply voltage.

Test Circuits and Waveforms



NOTE: Outputs should be switching from 10% $\rm V_{CC}$ to 90% $\rm V_{CC}$ in accordance with device truth table. For f_{MAX} , input duty cycle = 50%.

FIGURE 1. HC CLOCK PULSE RISE AND FALL TIMES AND PULSE WIDTH



FIGURE 3. HC AND HCU TRANSITION TIMES AND PROPAGA-TION DELAY TIMES, COMBINATION LOGIC



NOTE: Outputs should be switching from 10% $\rm V_{CC}$ to 90% $\rm V_{CC}$ in accordance with device truth table. For f_{MAX} , input duty cycle = 50%.

FIGURE 2. HCT CLOCK PULSE RISE AND FALL TIMES AND PULSE WIDTH



FIGURE 4. HCT TRANSITION TIMES AND PROPAGATION **DELAY TIMES, COMBINATION LOGIC**







FIGURE 6. HCT SETUP TIMES, HOLD TIMES, REMOVAL TIME, AND PROPAGATION DELAY TIMES FOR EDGE TRIGGERED SEQUENTIAL LOGIC CIRCUITS

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated