

Data sheet acquired from Harris Semiconductor SCHS185

CD74HC390, CD74HCT390

High Speed CMOS Logic Dual Decade Ripple Counter


September 1997

Features

- Two BCD Decade or Bi-Quinary Counters
- One Package Can Be Configured to Divide-by-2, 4, 5,10, 20, 25, 50 or 100
- Two Master Reset Inputs to Clear Each Decade Counter Individually
- Fanout (Over Temperature Range)
- Wide Operating Temperature Range ...-55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
 - 2V to 6V Operation
 - High Noise Immunity: N_{IL} = 30%, N_{IH} = 30% of V_{CC} at V_{CC} = 5V
- HCT Types
 - 4.5V to 5.5V Operation
 - Direct LSTTL Input Logic Compatibility,
 V_{II} = 0.8V (Max), V_{IH} = 2V (Min)
 - CMOS Input Compatibility, $I_I \le 1 \mu A$ at V_{OL} , V_{OH}

Pinout

CD74HC390, CD74HCT390 TOP VIEW



Description

The Harris CD74HC390 and CD574HCT390 dual 4-bit decade ripple counters are high-speed silicon-gate CMOS devices and are pin compatible with low-power Schottky TTL (LSTTL). These devices are divided into four separately clocked sections. The counters have two divide-by-2 sections and two divide-by-5 sections. These sections are normally used in a BCD decade or bi-quinary configuration, since they share a common master reset (nMR). If the two master reset inputs (1MR and 2MR) are used to simultaneously clear all 8 bits of the counter, a number of counting configurations are possible within one package. The separate clock inputs (n $\overline{\text{CP0}}$ and n $\overline{\text{CP1}}$) of each section allow ripple counter or frequency division applications of divide-by-2, 4. 5, 10, 20, 25, 50 or 100. Each section is triggered by the High-to-Low transition of the input pulses (n $\overline{\text{CP0}}$ and n $\overline{\text{CP1}}$).

For BCD decade operation, the nQ0 output is connected to the n $\overline{CP1}$ input of the divide-by-5 section. For bi-quinary decade operation, the nO3 output is connected to the n $\overline{CP0}$ input and nQ₀ becomes the decade output.

The master reset inputs (1MR and 2MR) are active-High asynchronous inputs to each decade counter which operates on the portion of the counter identified by the "1" and "2" prefixes in the pin configuration. A High level on the nMR input overrides the clock and sets the four outputs Low.


Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
CD74HC390E	-55 to 125	16 Ld PDIP	E16.3
CD74HCT390E	-55 to 125	16 Ld PDIP	E16.3
CD74HC390M	-55 to 125	16 Ld SOIC	M16.15
CD74HCT390M	-55 to 125	16 Ld SOIC	M16.15

NOTES:

- 1. When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.
- Wafer for this part number is available which meets all electrical specifications. Please contact your local sales office or Harris customer service for ordering information.

Functional Diagram



TRUTH TABLE

INP	PUTS	
СР	MR	ACTION
1	L	No Change
1	L	Count
Х	Н	All Qs Low

NOTE: H = High Voltage Level, L = Low Voltage Level, X = Don't Care, \uparrow = Transition from Low to High Level, \downarrow = Transition from High to Low.

BCD COUNT SEQUENCE FOR 1/2 THE 390


		ОИТІ	PUTS			
COUNT	Q0	Q1	Q2	Q3		
0	L	L	L	L		
1	Н	L	L	L		
2	L	Н	L	L		
3	Н	Н	L	L		
4	L	L	Н	L		
5	Н	L	Н	L		
6	L	Н	Н	L		
7	Н	Н	Н	L		
8	L	L	L	Н		
9	Н	L	L	Н		

NOTE: Output nQ0 connected to nCP1 with counter input on nCP0.

B-QUINARY COUNT SEQUENCE FOR 1/2 THE 390

		OUTI	PUTS			
COUNT	Q0	Q1	Q2	Q3		
0	L	L	L	L		
1	L	Н	L	L		
2	L	L	Н	L		
3	L	Н	Н	L		
4	L	L	L	Н		
5	Н	L	L	L		
6	Н	Н	Н	L		
7	Н	L	Н	L		
8	Н	Н	Н	L		
9	Н	L	L	Н		

NOTE: Output nQ3 connected to $n\overline{CP0}$ with counter input on $n\overline{CP1}$.



Absolute Maximum Ratings

Thermal Information

Thermal Resistance (Typical, Note 3)	θ_{JA} (°C/W)
PDIP Package	. 90
SOIC Package	. 190
Maximum Junction Temperature	150 ^o C
Maximum Storage Temperature Range	-65°C to 150°C
Maximum Lead Temperature (Soldering 10s)	300°C
(SOIC - Lead Tips Only)	

Operating Conditions

Temperature Range (T _A)55°C to 125°C
Supply Voltage Range, V _{CC}
HC Types2V to 6V
HCT Types
DC Input or Output Voltage, V _I , V _O 0V to V _{CC}
Input Rise and Fall Time
2V
4.5V 500ns (Max)
6V

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

3. θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

DC Electrical Specifications

			TEST CONDITIONS		25°C			-40°C TO 85°C		-55°C TO 125°C				
PARAMETER	SYMBOL	V _I (V)	I _O (mA)	V _{CC} (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS		
HC TYPES														
High Level Input VIH	-	-	-	-	-	2	1.5	-	-	1.5	-	1.5	-	V
Voltage				4.5	3.15	•	-	3.15	-	3.15	-	V		
				6	4.2	•	-	4.2	-	4.2	-	V		
Low Level Input	V _{IL}	-	-	2	-	-	0.5	-	0.5	-	0.5	V		
Voltage				4.5	-	-	1.35	-	1.35	-	1.35	V		
				6	-	-	1.8	-	1.8	-	1.8	V		
High Level Output V _{OH} Voltage CMOS Loads	V _{IH} or V _{IL}	-0.02	2	1.9	-	-	1.9	-	1.9	-	V			
			-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V		
omeo Loado			-0.02	6	5.9	-	-	5.9	-	5.9	-	V		
High Level Output	7		-	-	-	-	-	-	-	-	-	V		
Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V		
			-5.2	6	5.48	-	-	5.34	-	5.2	-	V		
Low Level Output	V _{OL}	V _{IH} or V _{IL}	0.02	2	-	-	0.1	-	0.1	-	0.1	V		
Voltage CMOS Loads			0.02	4.5	-	-	0.1	-	0.1	-	0.1	V		
			0.02	6	-	-	0.1	-	0.1	-	0.1	V		
Low Level Output	1		-	-	-	-	-	-	-	-	-	V		
Voltage TTL Loads			4	4.5	-	-	0.26	-	0.33	-	0.4	V		
112 20000			5.2	6	-	-	0.26	-	0.33	-	0.4	V		
Input Leakage Current	II	V _{CC} or GND	-	6	-	-	±0.1	-	±1	-	±1	μΑ		
Quiescent Device Current	Icc	V _{CC} or GND	0	6	-	-	8	-	80	-	160	μΑ		

DC Electrical Specifications (Continued)

			TEST CONDITIONS		25°C			-40°C 1	O 85°C	-55°C TO 125°C		4 1
PARAMETER	SYMBOL	V _I (V)	I _O (mA)	V _{CC} (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HCT TYPES	_	_			-							
High Level Input Voltage	V _{IH}	-	-	4.5 to 5.5	2	-	-	2	-	2	-	V
Low Level Input Voltage	V _{IL}	-	-	4.5 to 5.5	-	-	0.8	-	0.8	-	0.8	V
High Level Output Voltage CMOS Loads	Voн	V _{IH} or V _{IL}	-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
High Level Output Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V
Low Level Output Voltage CMOS Loads	V _{OL}	V _{IH} or V _{IL}	0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
Low Level Output Voltage TTL Loads			4	4.5	-	-	0.26	-	0.33	-	0.4	V
Input Leakage Current	lį	V _{CC} and GND	0	5.5	-	-	±0.1	-	±1	-	±1	μΑ
Quiescent Device Current	Icc	V _{CC} or GND	0	5.5	-	-	8	-	80	-	160	μА
Additional Quiescent Device Current Per Input Pin: 1 Unit Load	Δl _{CC}	V _{CC} -2.1	-	4.5 to 5.5	-	100	360	-	450	-	490	μΑ

NOTE: For dual-supply systems theoretical worst case ($V_I = 2.4V$, $V_{CC} = 5.5V$) specification is 1.8mA.

HCT Input Loading Table

INPUT	UNIT LOADS
n CP0	0.45
nCP1, MR	0.6

NOTE: Unit Load is ΔI_{CC} limit specified in DC Electrical Table, e.g., 360µA max at 25 $^{\rm o}C$.

Prerequisite for Switching Specifications

			25°C				O 85°C	-55°C TO 125°C		
CHARACTERISTIC	SYMBOL	V _{CC} (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES										
Maximum Clock Frequency	f _{MAX}	2	6	-	-	5	-	4	-	MHz
		4.5	30	-	-	24	-	20	-	MHz
		6	35	-	-	28	-	24	-	MHz
Clock Pulse Width,	t _W	2	80	-	-	100	-	120	-	ns
nCP0, nCP1		4.5	16	-	-	20	-	24	-	ns
		6	14	-	-	17	-	20	-	ns
Reset Removal Time	t _{REM}	2	70	-	-	90	-	105	-	ns
		4.5	14	-	-	18	-	21	-	ns
		6	12	-	-	15	-	18	-	ns

Prerequisite for Switching Specifications (Continued)

			25°C			-40°C T	O 85°C	-55°C T		
CHARACTERISTIC	SYMBOL	V _{CC} (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
Reset Pulse Width	t _W	2	50	_	-	65	-	75	-	ns
		4.5	10	-	-	13	-	15	-	ns
		6	9	-	-	11	-	13	-	ns
HCT TYPES								•		
Maximum Clock Frequency	f _{MAX}	4.5	27	-	-	22	-	18	-	MHz
Clock Pulse Width, nCP0, nCP1	t _W	4.5	19	-	-	24	-	29	-	ns
Reset Removal Time	t _{REM}	4.5	15	-	-	19	-	22	-	ns
Reset Pulse Width	t _W	4.5	13	-	-	16	-	20	-	ns

Switching Specifications Input t_{r} , $t_{f} = 6 \text{ns}$

		TEST	v _{cc}	25°C			-40°C T	O 85°C	-55°C T	O 125°C	
PARAMETER	SYMBOL	CONDITIONS	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES										_	
Propagation Delay (Figure 1)	t _{PLH} ,	C _L = 50pF	2	-	-	175	-	220	-	265	ns
$n\overline{CP0}$ to nQ_0	^t PHL		4.5	-	-	35	-	44	-	53	ns
		C _L =15pF	5	-	14	-	-	-	-	-	ns
		C _L = 50pF	6	-	-	30	-	37	-	45	ns
nCP1 to nQ ₁	^t PLH,	C _L = 50pF	2	-	-	185	-	230	-	280	ns
	t _{PHL}		4.5	-	-	37	-	46	-	56	ns
			6	-	-	31	-	39	-	48	ns
	t _{PLH} ,	C _L = 50pF	2	-	-	245	-	305	-	370	ns
	t _{PHL}		4.5	-	-	49	-	61	-	74	ns
			6	-	-	42	-	52	-	63	ns
nCP1 to nQ ₃	^t PLH, ^t PHL	C _L = 50pF	2	-	-	180	-	225	-	270	ns
			4.5	-	-	36	-	45	-	54	ns
			5	-	15	-	-	-	-	-	ns
			6	-	-	31	-	38	-	46	ns
nCP0 to nQ3	t _{PLH,}	C _L = 50pF	2	-	-	365	-	455	-	550	ns
(nQ ₀ connected to nCP1)	^t PHL		4.5	-	-	73	-	91	-	110	ns
			6	-	-	62	-	77	-	94	ns
MR to Q _n	t _{PLH} ,	C _L = 50pF	2	-	-	190	-	240	-	285	ns
	^t PHL		4.5	-	-	38	-	48	-	57	ns
		C _L =15pF	5	-	16	-	-	-	-	-	ns
		C _L = 50pF	6	-	-	32	-	41	-	48	ns
Output Transition Time	t _{TLH} , t _{THL}	C _L = 50pF	2	-	-	75	-	95	-	110	ns
(Figure 1)			4.5	-	-	15	-	19	-	22	ns
			6	-	-	13	-	16	-	19	ns
Input Capacitance	C _{IN}	C _L = 50pF	-	-	-	10	-	10	-	10	pF
Power Dissipation Capacitance (Notes 4, 5)	C _{PD}	C _L =15pF	5	-	28	-	-	-	-	-	pF

Switching Specifications Input t_r , $t_f = 6ns$ (Continued)

	SYMBOL	TEST CONDITIONS	V _{CC} (V)	25°C			-40°C TO 85°C		-55°C TO 125°C		
PARAMETER				MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HCT TYPES											
Propagation Delay (Figure 1)	t _{PLH,} t _{PHL}	C _L = 50pF	4.5	-	-	40	-	50	-	60	ns
nCP0 to nQ ₀		C _L =15pF	5	-	17	-	-	-	-	-	ns
nCP1 to nQ ₁	t _{PLH,}	C _L = 50pF	4.5	-	-	43	-	51	-	65	ns
nCP1 to nQ ₂	t _{PLH,}	C _L = 50pF	4.5	-	-	55	-	69	-	83	ns
nCP1 to nQ ₃	t _{PLH,}	C _L = 50pF	4.5	-	-	42	-	53	-	63	ns
		C _L =15pF	5	-	18	-	-	-	-	-	ns
nCP0 to nQ2 (nQ ₀ connected to nCP1)	t _{PLH,}	C _L = 50pF	4.5	-	-	84	-	105	-	126	ns
MR to Q _n	t _{PLH,} t _{PHL}	C _L = 50pF	4.5	-	-	42	-	53	-	63	ns
		C _L =15pF	5	-	18	-	-	-	-	-	ns
Output Transition	t _{TLH} , t _{THL}	C _L = 50pF	4.5	-	-	15	-	19	-	22	ns
Input Capacitance	C _{IN}	C _L =15pF	-	-	-	10	-	10	-	10	pF
Power Dissipation Capacitance (Notes 4, 5)	C _{PD}	C _L =15pF	5	-	32	-	-	-	-	-	pF

NOTES:

- 4. $C_{\mbox{PD}}$ is used to determine the dynamic power consumption, per multiplexer.
- 5. $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$ where f_i = Input Frequency, C_L = Output Load Capacitance, V_{CC} = Supply Voltage.

Test Circuits and Waveforms




FIGURE 1. HC AND HCU TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC




FIGURE 2. HCT TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated